Fieldbus Gateway Translation for Different Time Domains and Cycles

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing time-sensitive field bus systems face challenges in interconnecting field buses with different time domains and communication cycles, leading to incompatibility and the need for costly system replacements or reconfigurations.

Innovation Solution

A gateway-mediated method for networking time-sensitive field buses, which supports frequency synchronization of different time domains, allowing field buses to communicate without aligning their time domains or communication cycles, and enables the transfer of both time-sensitive and non-time-sensitive data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If field buses with different time domains and communication cycles are directly interconnected, then system compatibility and ease of integration improve, but time synchronization precision and real-time communication reliability deteriorate

Engineering Contradiction:
ImprovecompatibilityVSAvoidtime synchronization precision
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent introduces a gateway as an intermediary device between field buses with different time domains. The gateway performs time domain translation and message format conversion, enabling incompatible field buses to communicate while maintaining their own time synchronization independently. This resolves the contradiction by mediating between different time domains without requiring direct alignment.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent segments the time domain synchronization problem by allowing each field bus to maintain its own independent time domain and communication cycle. Instead of forcing global time alignment, the system divides time management into separate segments handled by individual field bus masters, with the gateway managing cross-segment communication.

Inventive Principle:
Principle #1Segmentation

2Reliability

If field buses align their time domains and communication cycles, then time synchronization precision improves, but system complexity and configuration effort increase

Engineering Contradiction:
Improvetime synchronization precisionVSAvoidsystem configuration complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The gateway acts as a mediator that handles time domain conversion between field buses with different communication cycles. Each field bus maintains its own time domain independently, and the gateway translates messages between different time references, eliminating the need for complex global time alignment while preserving synchronization precision within each field bus.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The system dynamically adapts to different time domains and communication cycles of connected field buses. The gateway automatically adjusts its translation parameters based on the specific characteristics of each connected field bus, allowing flexible integration without fixed configuration requirements for time alignment.

Inventive Principle:
Principle #15Dynamics

3Adaptability or versatility

If existing field buses are replaced with compatible systems, then time domain compatibility improves, but manufacturing cost and system downtime increase

Engineering Contradiction:
Improvetime domain compatibilityVSAvoidmanufacturing cost
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

Rather than replacing existing field buses, the patent introduces gateways as intermediaries that enable compatibility between different field bus systems. This approach preserves existing investments in field bus infrastructure while achieving integration, avoiding the high costs of system replacement and associated downtime.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The gateway creates virtual representations of field bus interfaces and time domains, allowing existing field buses to communicate through translated messages without physical modification or replacement. This copying approach maintains legacy systems while achieving compatibility.

Inventive Principle:
Principle #26Copying

4Loss of time

If message transmission latency is reduced for real-time data, then real-time communication performance improves, but system complexity and buffer management requirements increase

Engineering Contradiction:
Improvemessage transmission latencyVSAvoidbuffer management complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The patent implements periodic communication cycles within each field bus, with messages transmitted at regular intervals according to their priority and time sensitivity. Time-sensitive messages are transmitted at predetermined points in the communication cycle, providing predictable latency without requiring complex buffer management or on-the-fly scheduling decisions.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS12237945B2Method, system, and gateway for linking time- sensitive fieldbuses
Publication Date: 2025.02.25 WAGO VERW GMBH
  • US12237945B2 patent drawing
  • US12237945B2 patent drawing
  • US12237945B2 patent drawing

AI summary

A method for networking a first time-sensitive field bus with a second time-sensitive field bus, the first time-sensitive field bus comprising a first subscriber device and having a first dedicated time domain, and the second time-sensitive field bus comprising a second subscriber device and having a second dedicated time domain. The first time domain and the second time domain being frequency-synchronized. The first and second field buses being connected to each other via a gateway. The method includes: storing a first subscriber device identifier in the memory of the gateway; storing a second subscriber device identifier in the memory of the gateway; determining a first cycle duration of the first field bus and a second cycle duration of the second field bus by the gateway at a reference time; and determining a time offset between the first and second time domain by the gateway at the reference time.