FIFO Buffer Interconnection for Dynamic Capacity Allocation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing systems face inefficiencies in FIFO buffer handling due to varying processing speeds between processors and peripherals, leading to suboptimal buffer size requirements that either waste resources or fail to meet high data transmission demands.
Innovation Solution
A system is introduced where FIFO buffers are interconnected through controllers, allowing dynamic sharing and allocation of buffer capacity among peripherals based on their operational speeds, thereby optimizing buffer usage and preventing cross-talk between transmission lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If FIFO buffers are made large to support high data transmission rates, then the buffering capacity for fast peripherals is improved, but the chip size and production costs increase
Solution Approach 1:
The patent merges FIFO buffer resources across multiple peripherals by interconnecting their FIFO controllers. This allows buffers to be shared among peripherals, so that a single physical buffer can serve multiple purposes, effectively increasing the available buffer capacity without proportionally increasing the physical chip area.
Solution Approach 2:
The FIFO buffers and controllers are designed to serve multiple functions and multiple peripherals. The same buffer resource can be dynamically allocated to different peripherals based on their operational needs, making the buffer system universal rather than dedicated to a single peripheral.
2Area of stationary object
If FIFO buffers are made small to reduce chip size, then production costs and area are reduced, but the buffering capacity for high-speed peripherals becomes insufficient
Solution Approach 1:
By interconnecting FIFO controllers across different peripherals, the system combines the buffer capacities of multiple peripherals into a shared resource pool. This allows small individual buffers to collectively provide sufficient capacity for high-speed peripherals when needed.
Solution Approach 2:
The system dynamically allocates buffer resources based on the operational state of peripherals. When a peripheral operates at high speed, buffer capacity is dynamically reassigned to support that peripheral, while other peripherals share the remaining capacity or wait for available resources.
3Reliability
If dedicated FIFO buffers are provided for each peripheral, then each peripheral has sufficient buffer capacity, but hardware resources are wasted when peripherals operate at low speeds
Solution Approach 1:
The FIFO buffer system is designed as a universal resource that can be dynamically assigned to different peripherals based on their operational requirements. This eliminates the need for dedicated buffers for each peripheral, allowing the same buffer to serve multiple purposes and avoiding waste when peripherals operate at low speeds.
Solution Approach 2:
The buffer allocation is dynamic rather than static. The system can reallocate buffer resources in real-time based on the operational state of peripherals, ensuring that buffer capacity is available where needed while avoiding allocation to peripherals that do not require it at the moment.
4Productivity
If FIFO buffers are dynamically shared among peripherals, then buffer resource efficiency is improved, but the system complexity increases
Solution Approach 1:
The patent merges the control functions of multiple FIFO controllers into a coordinated system. By interconnecting the controllers, they can share buffer resources efficiently while maintaining individual control over their associated peripherals, balancing complexity with functionality.
Data Source
AI summary
A system including a processor, first and second peripherals each including a first transmission line for data transmission from the processor and a second transmission line for data transmission to the processor. First through fourth buffers are respectively connected to the transmission lines via first through fourth FIFO controllers. At least one of the first FIFO controller and the second FIFO controller is connectable to at least one of the third FIFO controller and the fourth FIFO controller.