FIFO Read Command Tracking for Lower Integrity Scan Frequency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory sub-systems face performance degradation and increased power consumption due to inefficient tracking of read operations, leading to unnecessary data integrity scans and resource utilization, as they cannot distinguish between different types of read disturb stress, resulting in excessive memory management operations.

Innovation Solution

Implementing a first-in-first-out (FIFO) read command matrix to track sequential read commands and calculate a scaled read counter increment based on time differences between commands, using a look-up table to adjust the counter accordingly, thereby reducing the frequency of data integrity scans and optimizing resource usage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If conventional read counter incrementing is used, then read operations are tracked, but performance degradation and increased power consumption occur due to unnecessary data integrity scans

Engineering Contradiction:
Improvememory sub-system performanceVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent changes the parameter of read counter incrementing from a fixed value to a dynamic scaled value based on time intervals. By calculating the time difference between consecutive read commands and applying a scaling factor, the system adjusts the counter increment to reflect actual read disturb stress, reducing unnecessary data integrity scans and lowering power consumption while maintaining data reliability.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If conventional read counter incrementing is used, then read operations are tracked, but excessive memory management operations occur due to inability to distinguish different types of read disturb stress

Engineering Contradiction:
Improvedata integrityVSAvoidresource utilization
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies local quality by differentiating the impact of read operations based on their temporal characteristics. Instead of treating all read operations uniformly, the system locally adjusts the counter increment for each read command based on the time interval since the previous read, thereby accurately reflecting the actual read disturb stress on specific memory regions and reducing excessive memory management operations.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent introduces dynamics by making the read counter increment value variable rather than static. The scaling factor is dynamically calculated based on the time interval between consecutive read commands, allowing the system to adapt the counter increment to the actual read disturb stress conditions, thus improving resource utilization while maintaining data integrity.

Inventive Principle:
Principle #15Dynamics

3Device complexity

If conventional read counter incrementing is used, then simple tracking is implemented, but unnecessary data integrity scans are triggered

Engineering Contradiction:
Improvetracking mechanismVSAvoidscan frequency
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The patent applies preliminary action by calculating the time interval between read commands and determining the scaling factor before incrementing the read counter. This preliminary calculation allows the system to accurately assess the read disturb stress and avoid triggering unnecessary data integrity scans, thereby reducing scan frequency while maintaining appropriate monitoring levels.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12417035B2Modified read counter incrementing scheme in a memory sub-system
Publication Date: 2025.09.16 MICRON TECHNOLOGY INC
  • US12417035B2 patent drawing
  • US12417035B2 patent drawing
  • US12417035B2 patent drawing

AI summary

A system includes a memory device including multiple memory cells and a processing device operatively coupled to the memory device. The processing device is to receive a first read command at a first time. The processing device is further to receive a second read command at a second time. The processing device is further to determine that the first read command and the second read command are directed to an at least partially same set of memory cells of the plurality of memory cells. The processing device is further to perform a media management operation with respect to the at least partially same set of memory cells.