FIFO Queue Error Detection via Signature Bit Comparison

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

FIFO queues used to bridge different clock domains often experience operational errors due to timing issues, insufficient pointer separation, and inadequate depth, leading to errors such as overflow and under-run conditions, which are difficult to detect and optimize for in existing systems.

Innovation Solution

Incorporating a signature bit into write operations and using a read signature register to detect errors by comparing the signature bit with a test pattern, allowing for the identification of operational errors in FIFO queues, including overflow and under-run conditions, through a comparator and error control component.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If signature bits are added to each FIFO entry for error detection, then error detection capability is improved, but device complexity increases

Engineering Contradiction:
Improveerror detection capabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The error detection mechanism is segmented into distinct components: signature bit generation units at the write side, signature bit storage in each FIFO entry, signature bit reading units at the read side, and comparator logic. This segmentation allows each component to be independently implemented and optimized, reducing overall system complexity while maintaining comprehensive error detection capability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Signature bits serve as an intermediary element between the data path and error detection logic. Instead of implementing complex error detection directly on the data path, the signature bits act as a mediator that carries error detection information through the FIFO queue, simplifying the overall error detection architecture.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If FIFO queue depth is increased to prevent overflow and under-run errors, then reliability is improved, but loss of time increases due to longer wait times

Engineering Contradiction:
Improveoverflow and under-run error preventionVSAvoiddata transfer delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The error detection mechanism provides feedback about FIFO operation status through signature bit comparison. When signature bits match, it confirms proper data flow and pointer operation, enabling early detection of potential overflow or under-run conditions without requiring excessive FIFO depth, thus reducing unnecessary data transfer delays.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS8583971B2Error detection in FIFO queues using signature bits
Publication Date: 2013.11.12 ADVANCED MICRO DEVICES INC
  • US8583971B2 patent drawing
  • US8583971B2 patent drawing
  • US8583971B2 patent drawing

AI summary

A first in, first out (FIFO) queue includes logic to provide detection of operational errors in the FIFO queue. The FIFO queue includes entries to store data written to the FIFO queue and signature bits, each signature bit corresponding to one of the entries. A test pattern and a read signature register includes a number of bits greater than a depth of the FIFO queue. A comparator compares the test pattern to the read signature register and output an error signal indicating whether the test pattern matches the read signature register.