FinFET Drift-Layer Structure for Higher Current Density

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing FinFET devices face challenges in maximizing current density within a smaller die size, limiting their performance in advanced semiconductor applications.

Innovation Solution

The FinFET device incorporates a substrate with specific dopant concentrations and layer structures, including a drain layer, drift layer, doped-well layer, body layer, source layer, and insulating layer, utilizing different dopant types and concentrations to enhance current flow.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If FinFET devices use conventional structures, then manufacturing is simpler, but current density in smaller die size is reduced

Engineering Contradiction:
Improvecurrent densityVSAvoidlayer structure complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The drift layer is segmented into multiple regions with different dopant concentrations (first drift region with first concentration, second drift region with second concentration). This segmentation allows optimization of current flow in different zones, achieving high current density in smaller die size while managing the complexity through systematic division of the structure.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different regions of the FinFET device are assigned different dopant concentrations tailored to their specific functional requirements. The source/drain regions have higher dopant concentrations for carrier injection, while the drift regions have graded concentrations for optimal electric field distribution. This local quality approach maximizes current density without uniformly increasing complexity throughout the entire device.

Inventive Principle:
Principle #3Local quality

2Productivity

If dopant concentrations are increased to enhance current flow, then current density improves, but manufacturing precision requirements increase

Engineering Contradiction:
Improvecurrent flowVSAvoiddopant concentration control
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The patent employs graded dopant concentration profiles where the dopant concentration varies continuously or in steps across different regions. Instead of abrupt changes between high and low concentrations, the graded transition reduces manufacturing precision requirements by allowing more tolerant doping processes while still achieving the desired current flow enhancement through optimized parameter distribution.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent applies dopant concentrations that are optimized for each specific region rather than uniformly high concentrations throughout. The source and drain regions receive higher dopant concentrations where needed for carrier injection, while the drift regions use moderate graded concentrations. This partial action approach achieves sufficient current flow enhancement without the excessive manufacturing precision requirements that would result from uniformly high dopant concentrations.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS20250220989A1Finfet device and method for manufacturing same
Publication Date: 2025.07.03 MICROCHIP TECHNOLOGY INC
  • US20250220989A1 patent drawing
  • US20250220989A1 patent drawing
  • US20250220989A1 patent drawing

AI summary

A FinFET device that may include a substrate. A drain layer on a first side of the substrate. A drift layer on a second side of the substrate. The drift layer having a fin-shaped portion and a recessed portion. A doped-well layer over the recessed portion of the drift layer and along sides of the fin-shaped portion of the drift layer. A body layer and a source layer formed over a portion of the doped-well layer over the recessed portion of the drift layer. An insulating layer over the doped-well layer. A gate electrode over the insulating layer.