Firmware Address Space Adjustment via Memory Decoder
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As the number of processors and microcontrollers in computer systems increases, the size of the Firmware Interface Table (FIT) grows, potentially restricting the storage of entries pointing to firmware and microcode, leading to limitations in data storage and access.
Innovation Solution
Implementing a memory-mapped direct decode mechanism that allows the expansion or reduction of the FIT table size, enabling secure access to boot firmware and microcode by configuring memory address decoders to allocate specific memory regions, and utilizing encryption technologies like Total Memory Encryption (TME) for secure data storage and authentication.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the number of processors and microcontrollers increases, then the processing capability and functionality of the computer system improves, but the size of the FIT table increases, leading to storage capacity constraints
Solution Approach 1:
The patent applies dynamics by making the FIT table size adjustable rather than fixed. The system can dynamically configure the size of the FIT table in the flash memory based on the number of processors and microcontrollers present, allowing the table to expand or contract as needed. This resolves the contradiction by enabling the system to adapt the storage capacity to match the processing requirements.
Solution Approach 2:
The patent changes the parameter of FIT table size from a fixed value to a configurable parameter. By allowing the table size to be adjusted according to system configuration, the system can accommodate varying numbers of processors and microcontrollers without being constrained by a predetermined storage limit.
2Quantity of substance
If the FIT table size is increased to store more firmware and microcode entries, then the storage capacity improves, but the memory address space consumption increases
Solution Approach 1:
The system dynamically adjusts the FIT table size based on actual storage needs rather than allocating a fixed large portion of memory address space. This allows the memory consumption to be optimized according to the number of firmware and microcode entries required, preventing unnecessary consumption of memory address space when fewer entries are needed.
Solution Approach 2:
The patent changes the memory address space allocation from a fixed large allocation to a variable allocation that matches the actual storage requirements. By configuring the FIT table size as a parameter that can be adjusted, the system optimizes the balance between storage capacity and memory space utilization.
3Quantity of substance
If the FIT table is made larger to accommodate more entries, then the data storage capability improves, but the access time and processing complexity increase
Solution Approach 1:
The system dynamically configures the FIT table size based on the actual number of entries needed, avoiding the creation of an unnecessarily large table that would increase access time. By matching the table size to the actual storage requirements, the system optimizes access performance while maintaining sufficient capacity.
Solution Approach 2:
The patent adjusts the FIT table size parameter to match the actual data storage needs, preventing the system from maintaining a larger-than-necessary table that would increase processing complexity and access time. This optimization ensures that the table is large enough to store required entries but not excessively large to impair performance.
Data Source
AI summary
Examples described herein relate to an apparatus that includes an interface and circuitry to: prior to boot of a processor, configure a memory address decoder to increase a memory region size associated with firmware access from a first size to a second size, wherein the second size is larger than the first size. In some examples, the memory address decoder is to decode an address space in a Serial Peripheral Interface (SPI) flash device to determine a location of a Firmware Interface Table (FIT) in the second size of the memory region and the second circuitry is to access an entry in the FIT to determine a location of a boot firmware.