Flash ADC Comparator Architecture for Extreme Bias Conditions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current flash analog to digital converters with uniform comparator circuit architectures face operation failures due to extreme bias conditions and high input signal swings, leading to systematic and random mismatches that cause certain comparator circuits to malfunction.

Innovation Solution

The implementation of a flash analog to digital converter with double differential amplifier circuits having different circuit architectures, where the reference voltage differences and bias conditions are varied to ensure stable operation under extreme conditions, preventing operation failures by maintaining gain and bandwidth within a predetermined range.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If all comparator circuits use the same circuit architecture, then device complexity is reduced and manufacturing is simplified, but reliability deteriorates under extreme bias conditions and high input signal swings

Engineering Contradiction:
Improvecircuit architecture uniformityVSAvoidcomparator operation reliability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent applies local quality by assigning different circuit architectures to different comparator circuits based on their specific operating conditions. Comparators handling extreme bias conditions or high swing signals use architectures optimized for those conditions, while others use standard architectures. This localized differentiation resolves the contradiction by maintaining simplicity where possible while ensuring reliability where needed.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent changes architectural parameters of comparator circuits selectively. By modifying circuit topology parameters (such as using different amplifier configurations or biasing schemes) for specific comparators facing extreme conditions, the system maintains overall simplicity while achieving local optimization for reliability under stress conditions.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If comparator circuits are designed for extreme bias conditions, then reliability under extreme conditions improves, but device complexity increases

Engineering Contradiction:
Improvecomparator operation under extreme conditionsVSAvoidcircuit architecture diversity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Complex architectures are applied locally only to comparators that actually encounter extreme bias conditions or high swing signals, rather than uniformly across all comparators. This resolves the contradiction by concentrating complexity only where it provides reliability benefits.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The comparator array is segmented into different groups based on their operating conditions. Some comparators use simplified architectures while others use enhanced architectures optimized for extreme conditions. This segmentation allows the system to achieve high reliability under extreme conditions without unnecessarily complicating the entire device.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11394392B2Flash analog to digital converter
Publication Date: 2022.07.19 REALTEK SEMICON CORP
  • US11394392B2 patent drawing
  • US11394392B2 patent drawing
  • US11394392B2 patent drawing

AI summary

A flash analog to digital converter includes a voltage generator circuit, an encoder circuit, and first and second double differential amplifier circuits. The voltage generator circuit generates reference voltages according to first and second voltages. The encoder circuit generates a digital signal corresponding to an input signal according to first signals. The first double differential amplifier circuit compares the input signal with a first reference voltage in the reference voltages, to generate a corresponding one of the first signals. The second double differential amplifier circuit compares the input signal with a second reference voltage in the reference voltages, to generate a corresponding one of the first signals. A difference between the first voltage and the first reference voltage is less than that between the first voltage and the second reference voltage, and the first and the second double differential amplifier circuits have different circuit architectures.