Flash Arbitration Circuit for Shared SPI Memory Access

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

ARM-based platforms lack Embedded Controllers (ECs) necessary for Out-of-Band (OOB) management, which is crucial for remote management and firmware updates.

Innovation Solution

Implement a flash arbitration circuit in a heterogeneous computing platform to arbitrate access to external flash memory among various devices, including an EC, host processor, and OOB MCU, interleaving commands based on buffer fill levels to ensure efficient access even in low-power states.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multiple devices access flash memory simultaneously in a heterogeneous computing platform, then device functionality and processing capabilities are enhanced, but flash memory access conflicts and data corruption occur

Engineering Contradiction:
Improvedevice functionalityVSAvoidflash memory access integrity
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent introduces an arbitration circuit as an intermediary component between multiple devices and the flash memory. This circuit mediates access requests from various devices (CPU, GPU, DSP, etc.) by implementing a token-based arbitration mechanism, ensuring that only one device accesses the flash memory at a time while maintaining fair access rights for all devices. The arbitration circuit resolves conflicts before they reach the flash memory, preventing data corruption while preserving multi-device functionality.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If flash memory access is arbitrated to ensure data integrity, then access conflicts are reduced, but access time and system latency increase

Engineering Contradiction:
Improveflash memory access integrityVSAvoidaccess latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements preliminary action by having devices claim token rights in advance before needing flash memory access. Each device can request and hold a token during periods when flash memory is not in use, so when access is needed, the token holder can immediately access the memory without waiting for arbitration. This pre-claim mechanism reduces latency while maintaining integrity, as the arbitration circuit only intervenes when multiple devices simultaneously need access.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The arbitration circuit operates periodically by cycling through tokens assigned to different devices in a predetermined sequence. Instead of continuous arbitration, the system uses periodic token transmission and validation cycles. During each period, a specific device holds the token and has priority access; when that device finishes, the token passes to the next device in the sequence. This periodic operation reduces the overhead of continuous arbitration while ensuring fair access.

Inventive Principle:
Principle #19Periodic action

3Reliability

If an arbitration circuit is added to manage flash memory access, then access control and data integrity are improved, but device complexity increases

Engineering Contradiction:
Improveaccess controlVSAvoidsystem architecture
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The arbitration circuit is designed with multi-functionality to reduce overall system complexity. It serves multiple purposes: managing flash memory access rights, implementing token-based priority control, preventing data corruption, and coordinating between different device types (CPU, GPU, DSP). By consolidating these functions into a single circuit, the patent avoids the need for separate complex control mechanisms for each device, thereby limiting the increase in system complexity while achieving reliable access control.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12475065B2Flash arbitration in heterogeneous computing platforms
Publication Date: 2025.11.18 DELL PROD LP
  • US12475065B2 patent drawing
  • US12475065B2 patent drawing
  • US12475065B2 patent drawing

AI summary

Systems and methods for flash arbitration in heterogeneous computing platforms. In some embodiments, an Information Handling System (IHS) may include a heterogeneous computing platform having a plurality of devices, and a flash memory external to the heterogeneous computing platform and coupled to the plurality of devices via a Serial Peripheral Interface (SPI) controller, where the heterogeneous computing platform comprises a flash arbitration circuit coupled between the SPI controller and the plurality of devices, and where the flash arbitration circuit is configured to arbitrate access to the flash memory among the plurality of devices.