Flash Memory Controller Performance Class Prediction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Predicting the performance of a storage device with a built-in controller is complex due to the involvement of block processing methods, making it difficult for host apparatuses to determine memory performance using simple calculations, especially with large-capacity storage devices.
Innovation Solution
Incorporating a semiconductor memory with a controller that holds performance class information and a register to specify the best performance class supported by the storage device, allowing the host apparatus to set the required performance class for optimal operation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If a storage device includes a built-in controller to manage large-capacity flash memory, then the storage capacity and functionality are improved, but the complexity of predicting memory performance increases and simple calculation methods become ineffective
Solution Approach 1:
The patent introduces a performance class identifier as an intermediary element that simplifies the complex performance prediction problem. Instead of directly calculating performance based on complex controller operations and block processing methods, the system uses a standardized performance class identifier to represent and categorize performance levels, making performance assessment straightforward and comparable across different storage devices
Solution Approach 2:
The patent changes the performance representation from complex operational parameters (block processing methods, controller behavior) to a simplified discrete parameter (performance class identifier). This parameter transformation allows performance to be expressed in standardized categories that can be easily compared and predicted without complex calculations
2Ease of operation
If the host apparatus directly controls the flash memory without a built-in controller, then performance prediction is simple based on program time, but the control becomes complicated and performance prediction is impossible using simple calculations
Solution Approach 1:
The performance class identifier acts as a mediator between the complex controller operations and the host apparatus. It translates complex controller behavior into a simple, standardized identifier that the host can use for performance prediction, eliminating the need for the host to understand or calculate complex control operations
Solution Approach 2:
The patent implements a feedback mechanism where the storage device provides performance class information back to the host apparatus. This feedback allows the host to predict performance based on the provided class identifier rather than attempting to calculate it from complex controller operations, simplifying the host's control and prediction tasks
3Difficulty of detecting and measuring
If the transfer rate parameter of the bus is used to identify storage device performance, then the parameter is readily available, but it does not represent the real write rate and cannot function as an effective performance identification means
Solution Approach 1:
The patent uses a performance class identifier that is lightweight and easy to obtain (like a cheap, readily available indicator) rather than relying on complex real-time measurements. This identifier provides sufficient performance information without requiring expensive or complex measurement systems, while accurately representing the device's actual performance capabilities
Solution Approach 2:
The performance class identifier serves as an intermediary between the bus transfer rate parameter and the actual performance measurement. It translates the available bus parameter information into an accurate representation of real write performance, bridging the gap between easily measurable parameters and actual performance characteristics
Data Source
AI summary
A storage device includes a semiconductor memory storing data. A controller instructs to write data to the semiconductor memory in accordance with a request the controller receives. A register holds performance class information showing one performance class required to allow the storage device to demonstrate best performance which the storage device supports, of performance classes specified in accordance with performance.


