Flash Memory Controller Trim Flag Routing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The performance of data storage devices is limited by the operational characteristics of non-volatile memory, particularly in efficiently managing and recycling storage space to enhance performance.

Innovation Solution

An integrated trim technology is implemented, where a flash memory controller manages a mapping table to record logical to physical address mappings, allowing for the transmission of fixed data without data processing when a trim command is issued, using different data transmission routes based on a flag to optimize storage space reuse.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the flash memory controller processes all read data through the data processing module, then data integrity and security are maintained, but processing time and complexity increase when handling trimmed (invalid) data

Engineering Contradiction:
Improvedata integrityVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system performs preliminary action by setting a trim flag in the mapping table entry when a trim command is received, marking the data as invalid before any read operation occurs. This preliminary marking allows the read path to quickly identify and handle trimmed data without undergoing full processing, resolving the contradiction by preventing unnecessary processing time while maintaining data integrity through the flag mechanism.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The data transmission path is segmented into two separate routes: one for normal data that passes through the data processing module, and another for trimmed data that bypasses the processing module. The mapping table is also segmented with a trim flag field that independently marks invalid data. This segmentation allows the system to maintain reliability for valid data while reducing processing time for invalid data by routing it differently.

Inventive Principle:
Principle #1Segmentation

2Productivity

If the mapping table is updated to reflect trimmed data, then storage space recycling is enabled, but additional write operations and complexity are introduced

Engineering Contradiction:
Improvestorage space recyclingVSAvoidmapping table management
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The trim flag mechanism merges the space recycling function with the existing mapping table structure. Instead of requiring separate mechanisms for tracking invalid data and managing space recycling, the patent integrates the trim flag directly into the mapping table entries, allowing both address mapping and validity tracking to be handled in a single data structure. This reduces device complexity while enabling storage space recycling.

Inventive Principle:
Principle #5Merging (Combining)

3Productivity

If a flag system is implemented to differentiate trimmed data, then data transmission efficiency is improved, but memory requirements and structure complexity increase

Engineering Contradiction:
Improvedata transmission efficiencyVSAvoidmemory requirements
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

The trim flag is implemented as a local quality attribute within the mapping table entry structure, rather than requiring a separate global data structure. By adding a single flag bit to the existing mapping table entries, the system achieves efficient differentiation of trimmed data with minimal additional memory requirements. This local quality approach improves data transmission efficiency while keeping the increase in memory requirements negligible.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS10409717B2Data storage device and method for operating data storage device
Publication Date: 2019.09.10 SILICON MOTION INC
  • US10409717B2 patent drawing
  • US10409717B2 patent drawing
  • US10409717B2 patent drawing

AI summary

A data storage device includes a flash memory, a data processing module and a flash memory controller. Corresponding to the operation of a host, the flash memory controller arranges the flash memory to store data, and it stores a mapping table to record the mapping information between the flash memory and the logical address of the host. When the host transmits a trim command to invalidate a specific portion of the mapping table and the host manages to read the data of the specific portion, the flash memory controller sets up a flag to be open so that the data is transmitted to the host without the implement of the data processing module.