Flash Memory Access Method Optimizing Read Write Speeds
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current flash memory technologies face challenges in efficiently regulating read and write operations, leading to high error rates and inefficient access performance due to the correlation between read request time and error rate, particularly in flash memory devices where data is stored for varying durations.
Innovation Solution
A method and apparatus that classify data access characteristics into read-only, write-only, and cross-access types based on historical access patterns, adjusting write and read speeds accordingly to optimize performance, employing fast writes for write-only data, slow writes for read-only data, and normal writes for cross-access data to balance read and write speeds.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If fast write is used for all data, then write speed is improved, but error rate increases and read reliability deteriorates
Solution Approach 1:
The patent applies different write speeds to different data based on their access patterns. Read-only data is written using slow write to ensure high reliability, while write-only data is written using fast write to maximize speed. This local differentiation resolves the contradiction by optimizing each data type according to its specific requirements rather than applying a uniform approach.
Solution Approach 2:
The system dynamically adjusts write speed based on the access characteristics of the data. By monitoring whether data is read-only, write-only, or cross-access, the system adapts the write operation mode accordingly. This dynamic adjustment allows the system to achieve both high write speed and high read reliability by matching the write strategy to the actual data usage pattern.
2Reliability
If slow write is used for all data, then read reliability is improved, but overall write performance deteriorates
Solution Approach 1:
The patent applies slow write only to read-only data where reliability is critical, while applying fast write to write-only data where speed is more important. This localized application of slow write ensures that reliability is improved only where necessary, rather than sacrificing overall write performance universally.
Solution Approach 2:
The system dynamically selects between slow write and fast write based on the access pattern of each data block. By transitioning from a static uniform write speed to a dynamic adaptive write speed, the system achieves both high reliability for read-only data and high write performance for write-only data.
3Speed
If hard decision decoding is used, then decoding speed is improved, but error correction capability deteriorates
Solution Approach 1:
The patent performs preliminary classification of data access patterns before decoding. By identifying whether data is read-only, write-only, or cross-access in advance, the system can pre-select the appropriate decoding strategy. This preliminary action allows hard decision decoding to be applied to suitable data without compromising error correction capability for data that requires softer approaches.
Solution Approach 2:
Different decoding strategies are applied to different data based on their characteristics. The system locally optimizes decoding by matching the decoding approach to the data's access pattern and error probability, rather than using a uniform decoding strategy for all data.
4Speed
If programming step voltage is increased, then programming speed is improved, but programming accuracy deteriorates and error rate increases
Solution Approach 1:
The patent applies different programming step voltages to different data based on their access patterns. Read-only data is programmed with smaller step voltages to ensure high accuracy, while write-only data is programmed with larger step voltages to maximize speed. This local differentiation resolves the contradiction between programming speed and accuracy.
Solution Approach 2:
The system dynamically adjusts the programming step voltage based on the access characteristics of the data being programmed. By making the step voltage adaptive rather than fixed, the system achieves both high programming speed and high programming accuracy by matching the voltage step size to the data's requirements.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Embodiments of the present invention provide a method and an apparatus for accessing a flash memory device, so as to optimize access efficiency of a flash memory device. The method includes: receiving, by a storage controller, an access request; obtaining, by the storage controller, historical access information of a to-be-accessed storage area, where the historical access information includes a historical access type of the to-be-accessed storage area, and an access type of access to a flash memory device includes a write operation and a read operation; and performing, by the storage controller, an access operation on the to-be-accessed storage area according to the historical access information and an access type of the access request. Data is classified into three types: read-only data, write-only data, and cross-access data, and the three types of data are distinguished from one another by using historical access information and an access type of a current access request, thereby increasing a read speed of read-only data, increasing a write speed of write-only data, and improving overall access efficiency of a flash memory device.