Flash Memory Read Performance via Adaptive Sense Time
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current flash memory reading technologies, such as SPI and QPI interfaces, face limitations in achieving high system read performance due to fixed internal sense times and address boundary restrictions, which can lead to increased latency and reduced throughput.
Innovation Solution
A method is introduced to configure flash memory devices to adaptively sense internal sense times based on various address boundary conditions and 'number of read dummy clocks' values, allowing for optimal operation across different address boundaries and frequencies, thereby improving read performance by minimizing dummy bytes and optimizing sense times.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If fixed internal sense times are used in flash memory devices, then device complexity is reduced, but read performance and throughput are limited
Solution Approach 1:
The patent implements dynamic sense time adjustment by configuring the flash memory device to selectively sense with multiple internal sense times based on address boundary conditions. The system dynamically selects appropriate sense times (e.g., first, second, third sense times) according to the actual address boundary detected from the read start address, rather than using a fixed sense time for all operations. This dynamic adaptation resolves the contradiction by enabling high read throughput when needed while maintaining manageable device complexity through automated selection logic.
Solution Approach 2:
The patent changes the sense time parameter adaptively based on address boundary conditions. By detecting whether the read start address falls on byte, word, or other boundaries, the system selects different internal sense times and corresponding dummy clock values. This parameter change strategy allows the device to optimize read performance for different access patterns without requiring manual configuration, effectively resolving the throughput versus complexity contradiction.
2Productivity
If multiple read commands with different dummy bytes are used for different address boundaries, then read performance is improved, but device complexity increases
Solution Approach 1:
The patent creates a universal read command interface that handles multiple address boundary conditions through a single command type. Instead of requiring separate read commands for byte-boundary, word-boundary, and other address alignments, the system uses one read command format with automated detection of the address boundary condition. The device internally determines the appropriate sense time and dummy clock configuration based on the read start address, providing multi-functionality that resolves the contradiction between read performance and command complexity.
Solution Approach 2:
The flash memory device performs self-service by automatically detecting the address boundary condition from the read start address and selecting the appropriate internal sense time and dummy clock value without external intervention. This self-determination mechanism eliminates the need for the host system to manage multiple read command variants, improving read performance while reducing the effective complexity exposed to the user interface.
3Loss of time
If address boundary restrictions are imposed on read commands, then latency is reduced, but adaptability decreases
Solution Approach 1:
The patent implements dynamic adaptability where the flash memory device automatically adjusts its internal sense time configuration based on the actual address boundary condition detected from the read start address. Rather than requiring the host to pre-determine address boundaries or use restrictive commands, the system dynamically selects appropriate sense times (first, second, third sense times) and dummy clock values according to the detected boundary type. This dynamic approach reduces read latency for each specific access pattern while maintaining full adaptability to any address boundary condition.
Data Source
AI summary
A Flash memory device operable under a single-bit or multiple-bit serial protocol is provided with a capability to determine the address boundary condition of an application from the address field of an address boundary configurable (“ABC”) read command. Based on the identified address boundary condition, the Flash memory device may perform multiple sensing of the memory array as required by the ABC read command using optimal internal sense times for each sensing. The number of dummy bytes may be specified for the read command in advance by the user, based on the address boundary of the application and the desired frequency of operation of the Flash memory device. Therefore, Flash memory device read performance is improved both by minimizing the number of dummy bytes in the read command and by optimizing the internal sense times for the read operation.