Flash Memory Command Decoding via Instruction Memory Fetching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing command decoding systems in electronic devices, such as flash memory controllers, face inefficiencies in operational speed and flexibility, as they either require direct data transmission from the main processor or are limited to pre-defined micro-commands stored in a micro-command table, which cannot be updated.
Innovation Solution
A command decoding system that includes a main processor, an instruction memory, a memory controller, and a device controller with a command decoder and executor, allowing for the sequential fetching and execution of micro-commands from an instruction block, enabling dynamic command execution and error correction, with an optional cache memory for improved performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the device controller directly receives micro-commands from the main processor, then the operational speed is decreased, but the device complexity is reduced
Solution Approach 1:
The patent introduces an instruction memory as an intermediary component between the main processor and device controller. The instruction memory stores micro-commands and allows the device controller to fetch them sequentially, eliminating the need for direct data transmission from the main processor while improving operational speed without significantly increasing device complexity
Solution Approach 2:
The patent segments the command execution process into distinct phases: command reception by the device controller, fetching of micro-commands from the instruction memory, and sequential execution of micro-commands. This segmentation allows for optimized performance by separating the high-speed fetch operation from the command interpretation and execution
2Adaptability or versatility
If the device controller uses a pre-defined micro-command table, then the device complexity is reduced, but the adaptability is limited
Solution Approach 1:
The patent transforms the static micro-command table into a dynamic instruction memory that can be updated and modified. The instruction memory can store not only pre-defined micro-commands but also newly added commands, allowing the device controller to adapt to new requirements without changing its fundamental structure, thus improving adaptability while maintaining manageable complexity
Solution Approach 2:
The instruction memory serves multiple functions: it stores pre-defined micro-commands for existing operations, accommodates newly added commands, and provides a unified interface for command execution. This multi-functionality enables the device controller to handle both legacy and new commands through a single mechanism, enhancing adaptability without proportionally increasing complexity
Data Source
AI summary
A command decoding system includes a main processor, an instruction memory, a memory controller, and a device controller. The main processor provides a command, and the instruction memory stores an instruction block corresponding to the command. The instruction block includes micro-commands for executing the command. The memory controller controls an access to the instruction memory, and the device controller receives the command, and sequentially fetches the micro-commands included in the instruction block corresponding to the command through the memory controller to execute the fetched micro-commands.