Flash Memory Command Queue Arbitration for Parallel Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Flash memory systems face limitations in managing independent word line read operations concurrently with other memory operation commands, leading to restricted parallelism and flexibility in access modes.
Innovation Solution
A mechanism involving separate command queues for normal and independent word line read (IWLR) operations, with lock and unlock state commands to arbitrate the delivery of commands, ensuring efficient handling of both types of operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If independent word line read (IWLR) operation commands are executed concurrently with other memory operation commands, then the parallelism and flexibility of flash memory access is improved, but command management complexity increases due to the need for separate command queues and arbitration mechanisms
Solution Approach 1:
The patent divides the command management system into separate command queues: a normal command queue for standard memory operations and an IWLR command queue for independent word line read operations. This segmentation allows each queue type to handle its specific operations independently, enabling concurrent execution while maintaining organized command flow and reducing management complexity through structured separation.
Solution Approach 2:
The patent introduces lock state commands and unlock state commands as intermediary control signals that manage the interaction between normal and IWLR command queues. These intermediary commands coordinate the arbitration device to determine which queue should be serviced, enabling seamless switching between operation types without direct complex interaction between the queues themselves.
2Device complexity
If a single command queue is used for both normal operations and IWLR operations, then the device complexity is reduced, but the parallelism and flexibility of flash memory access is limited
Solution Approach 1:
The patent divides the command management system into separate command queues: a normal command queue for standard memory operations and an IWLR command queue for independent word line read operations. This segmentation allows each queue type to handle its specific operations independently, enabling concurrent execution while maintaining organized command flow and reducing management complexity through structured separation.
Solution Approach 2:
The patent implements a dynamic command queue selection mechanism where the arbitration device can switch between servicing the normal command queue and the IWLR command queue based on lock state commands. This dynamic switching capability allows the system to adaptively maximize parallelism by selecting which queue to service at any given moment, thereby improving overall flash memory access productivity without requiring both queues to be simultaneously active.
3Reliability
If lock state commands are issued between each two consecutive IWLR operation commands, then the arbitration and delivery of commands is controlled effectively, but the command sequence length and processing overhead increase
Solution Approach 1:
The patent extracts the arbitration control logic into separate lock state and unlock state commands that are issued independently between IWLR operation commands. By taking out the control mechanism from the main data flow, the system can manage command delivery reliability without requiring the lock/unlock sequences to be tightly coupled with the IWLR operations themselves, reducing processing overhead while maintaining effective control.
Data Source
AI summary
A method of managing operation commands for a flash memory includes: providing a first command queue for receiving and storing a plurality of normal operation commands; providing at least one word line read (IWLR) command queue for receiving and storing a plurality of IWLR operation commands; issuing a lock state command between each two consecutive IWLR operation commands to the at least one second command queue; determining a selected command queue from the first command queue and the at least one IWLR command queues according to the lock state command; and delivering an operation command from the selected command queue to the flash memory.