Flash Memory Controller Auto-Calibration via Read Strobe Delay

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Variations in process, voltage, and temperature (PVT) affect the reliability of flash memory controllers, leading to inconsistencies in data capture as interface speed increases, making it challenging to maintain accurate data retrieval.

Innovation Solution

An auto calibration circuit and controllable delay circuit are used to adjust the read strobe signal's delay, selecting an optimal adjustment factor based on data accuracy to ensure reliable data capture during memory read operations, compensating for PVT variations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If read strobe frequency is increased to improve data throughput, then productivity is improved, but reliability deteriorates due to PVT variations affecting data capture accuracy

Engineering Contradiction:
Improvedata throughputVSAvoiddata capture accuracy
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent implements dynamic delay adjustment through a calibration circuit that automatically modifies the read strobe signal delay based on detected data capture accuracy. The system transitions from a static delay configuration to a dynamic one that adapts to PVT variations, allowing the controller to maintain reliable data capture while operating at high read strobe frequencies. The calibration circuit continuously monitors capture accuracy and adjusts the delay parameter in real-time, enabling the system to optimize both throughput and reliability under varying operating conditions.

Inventive Principle:
Principle #15Dynamics

2Productivity

If interface speed is increased to improve productivity, then data throughput is improved, but manufacturing precision deteriorates as PVT variations increasingly affect flash memory reliability

Engineering Contradiction:
Improveinterface speedVSAvoiddata capture consistency
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The patent employs a feedback mechanism where the calibration circuit monitors data capture accuracy and uses this information to adjust the read strobe signal delay. The system captures data using the delayed read strobe signal, evaluates the accuracy of captured data, and selectively adjusts the delay parameter based on the evaluation results. This closed-loop feedback system enables the controller to compensate for PVT variations and maintain consistent data capture precision even at high interface speeds, effectively resolving the contradiction between speed and precision.

Inventive Principle:
Principle #23Feedback

3Device complexity

If read strobe delay is fixed to simplify controller design, then device complexity is reduced, but adaptability deteriorates as PVT variations cause data capture errors

Engineering Contradiction:
Improvecontroller designVSAvoidPVT variation compensation
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent implements a self-calibrating system where the calibration circuit automatically adjusts the read strobe signal delay without requiring external intervention or complex manual configuration. The system performs self-diagnosis by monitoring data capture accuracy and self-adjusts the delay parameter to compensate for PVT variations. This self-service approach maintains relatively simple controller design while achieving high adaptability to varying operating conditions, as the calibration circuit handles the complexity of adaptation internally.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8767471B2Systems and methods for auto-calibration of a storage memory controller
Publication Date: 2014.07.01 WESTERN DIGITAL TECHNOLOGIES INC
  • US8767471B2 patent drawing
  • US8767471B2 patent drawing
  • US8767471B2 patent drawing

AI summary

Systems and methods for auto-calibrating a storage memory controller are disclosed. In some embodiments, the systems and methods may be realized as a method for auto-calibrating a storage memory controller including instructing a controllable delay circuit to delay a read strobe signal at one of a plurality of delay settings, receiving data captured at a data latch using the delayed read strobe signal, selecting an adjustment factor from the plurality of delay settings using a multi-scale approach, based on an accuracy of the data captured at the data latch, and instructing the controllable delay circuit to delay the read strobe signal by the adjustment factor.