Flash Memory Controller Mapping Table Segmentation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing complexity of logical-to-physical address mapping and management information in large-capacity FLASH memory devices poses challenges in maintaining accurate tables for normal operation, particularly with the growth of storage capacity and the need for efficient data management.

Innovation Solution

A data-storage device comprising FLASH memory and a controller that maintains a valid page count table, invalid block record, and mapping information between logical and physical addresses, with the controller updating the mapping information after updating the valid page count table and maintaining the invalid block record, ensuring accurate data management and efficient storage space allocation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If FLASH memory storage capacity is increased, then storage capacity is improved, but management information complexity increases

Engineering Contradiction:
Improvestorage capacityVSAvoidmanagement information complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent segments the management information into multiple distinct tables: valid page count table (tracking valid pages per block), invalid block record (tracking fully invalid blocks), and logical-to-physical address mapping table (mapping LBA to PBA). This segmentation allows each table to manage specific aspects of storage management independently, reducing overall complexity while supporting large storage capacities.

Inventive Principle:
Principle #1Segmentation

2Manufacturing precision

If multiple management tables are maintained, then data management accuracy is improved, but update operation complexity increases

Engineering Contradiction:
Improvedata management accuracyVSAvoidupdate operation complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent establishes predetermined update sequences and dependencies for the management tables. The valid page count table is updated first when block status changes, followed by updates to the logical-to-physical address mapping table. This preliminary establishment of update protocols ensures data consistency across all tables while reducing the complexity of coordinating multiple updates.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system implements feedback mechanisms where the controller continuously monitors the state of management tables and adjusts update operations accordingly. When the valid page count reaches zero, the block is automatically added to the invalid block record, which then triggers garbage collection operations. This feedback loop maintains accuracy without requiring complex manual coordination.

Inventive Principle:
Principle #23Feedback

3Manufacturing precision

If mapping information is updated frequently, then address mapping accuracy is improved, but write operation overhead increases

Engineering Contradiction:
Improveaddress mapping accuracyVSAvoidwrite operation efficiency
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent updates mapping information selectively rather than globally. When a block becomes invalid, only the mapping entries corresponding to that specific block are updated in the logical-to-physical address mapping table, rather than rewriting the entire table. This local quality approach maintains address mapping accuracy while minimizing write overhead.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS9355028B2Data-storage device and flash memory control method
Publication Date: 2016.05.31 SILICON MOTION INC
  • US9355028B2 patent drawing
  • US9355028B2 patent drawing
  • US9355028B2 patent drawing

AI summary

A data-storage device having a flash memory allocated to provide data-storage space, a valid page count table, logical-to-physical address mapping information, and an invalid block record. The data-storage device further having a controller, allocating the data-storage space to store data issued from a host, and establishing and maintaining the valid page count table, the logical-to-physical address mapping information, and the invalid block record in the FLASH memory to manage the data-storage space. A FLASH memory control method is also provided.