Flash Memory Controller Voltage Adjustment for Data Retrieval Accuracy

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Flash memory cells, particularly those storing four bits of information, face challenges due to changes in threshold voltage distribution over time, leading to incorrect data retrieval when using original control gate voltage settings.

Innovation Solution

A flash memory controller method that adjusts control gate voltage settings by reading a flash memory module using multiple sets of threshold voltages, decoding the readout information, and adjusting the voltages based on the readout data to ensure accurate data retrieval.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If original control gate voltage settings are used to read flash memory cells, then initial data retrieval is accurate, but data retrieval becomes incorrect as threshold voltage distribution changes over time

Engineering Contradiction:
Improvedata retrieval accuracyVSAvoidreliable data access
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent applies preliminary action by performing a read operation with original threshold voltages first to obtain initial readout information before the memory cells are fully programmed. This preliminary read captures the threshold voltage distribution state before programming disturbances occur, enabling subsequent voltage adjustments to compensate for expected threshold voltage shifts during and after programming.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements feedback by using the initial readout information obtained at original threshold voltages to dynamically adjust the control gate voltage settings. The system continuously monitors the threshold voltage distribution through read operations and modifies the voltage levels accordingly, creating a closed-loop control mechanism that maintains accurate data retrieval despite threshold voltage drift over time.

Inventive Principle:
Principle #23Feedback

2Measurement precision

If multiple sets of threshold voltages are used to read memory cells, then accurate data retrieval is maintained, but reading operations become more complex

Engineering Contradiction:
Improvedata retrieval accuracyVSAvoidreading operation complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent applies segmentation by dividing the reading process into distinct stages: first reading at original threshold voltages to obtain initial readout information, then adjusting to modified threshold voltages for subsequent reads. This segmentation allows the system to capture threshold voltage distribution characteristics at different points, enabling accurate data retrieval without requiring complex simultaneous multi-voltage operations.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dynamics by making the control gate voltage settings adaptive rather than static. The threshold voltages are dynamically adjusted based on the initial readout information and the specific memory cell states observed. This dynamic adjustment allows the reading operation to adapt to changing threshold voltage distributions while maintaining a relatively simple operational framework.

Inventive Principle:
Principle #15Dynamics

3Measurement precision

If threshold voltage distribution changes are compensated, then data retrieval accuracy is maintained, but additional read operations are required

Engineering Contradiction:
Improvedata retrieval accuracyVSAvoidadditional read operations
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent performs a preliminary read operation at original threshold voltages before the memory cells undergo programming disturbances. This early measurement captures the baseline threshold voltage distribution, allowing the system to predict and compensate for expected voltage shifts. By performing this action in advance, the patent avoids the need for multiple corrective read operations later, actually reducing total access time despite the additional initial read.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent applies beforehand cushioning by using the initial readout information to pre-adjust the control gate voltage settings before programming operations that would cause threshold voltage drift. This proactive voltage adjustment creates a buffer against expected threshold voltage changes, ensuring that subsequent read operations can retrieve accurate data without requiring multiple retry reads, thereby compensating for the time invested in the initial read.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

Data Source

PatentUS20250078936A1Method for accessing flash memory module and associated flash memory controller and memory device
Publication Date: 2025.03.06 SILICON MOTION INC
  • US20250078936A1 patent drawing
  • US20250078936A1 patent drawing
  • US20250078936A1 patent drawing

AI summary

The present invention provides a method for accessing a flash memory module, wherein the method includes the steps of: using a first set of threshold voltages, a positively adjusted first set of threshold voltages and a negatively adjusted first set of threshold voltages to read the first logical page to obtain first readout information, second readout information and third readout information, respectively; selecting a second logical page of the physical page; using a second set of threshold voltage to read the second logical page to generate fourth readout information; adjusting the first set of threshold voltages to generate an adjusted first set of threshold voltages according to the first readout information, the second readout information, the third readout information and the fourth readout information; and using the adjusted first set of threshold voltages to read the first logical page of the flash memory module.