Composite Flash Memory ECC Interface for High Bit Error Rates
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing demand for denser and cheaper flash memory in consumer electronic devices poses challenges in maintaining error-free data storage as bit error rates rise with memory density, necessitating more robust error correction mechanisms.
Innovation Solution
A composite semiconductor memory device with an integrated error correction coding (ECC) engine is connected to a memory controller, ensuring error-free data writing and reading by distributing ECC processing across multiple nonvolatile memory devices, thereby alleviating the burden on the memory controller and enhancing data integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory density is increased to satisfy data storage requirements, then storage capacity improves, but bit error rate increases
Solution Approach 1:
The system segments the error correction function by introducing an interface device that acts as an intermediary between the memory controller and multiple nonvolatile memory devices. This interface device contains an ECC engine that handles error correction independently, separating the error correction burden from the memory controller while maintaining reliable data storage across high-density memory devices.
Solution Approach 2:
An interface device is introduced as an intermediary component between the memory controller and the nonvolatile memory devices. This interface device includes an ECC engine that mediates data transmission, performing error correction coding and decoding operations to ensure data integrity while allowing the memory controller to operate without direct ECC processing responsibilities.
2Reliability
If ECC processing is centralized in the memory controller, then error correction capability is provided, but controller processing load increases
Solution Approach 1:
The error correction processing function is segmented and relocated from the memory controller to a dedicated interface device. The interface device contains an ECC engine that independently handles error correction coding and decoding, dividing the system responsibilities so that the memory controller focuses on command and data management while the interface device handles error correction processing.
Solution Approach 2:
An interface device serves as an intermediary between the memory controller and memory devices, containing an ECC engine that performs error correction operations. This intermediary handles the computationally intensive ECC processing, relieving the memory controller of this burden while ensuring error-free data operations are maintained.
3Reliability
If more ECC processing resources are added, then data integrity improves, but device complexity increases
Solution Approach 1:
The ECC engine is merged with the interface device, combining error correction functionality with the existing interface infrastructure. This integration approach provides robust error correction capabilities while avoiding the need for completely separate ECC processing hardware, thereby improving data integrity without proportionally increasing overall device complexity.
Solution Approach 2:
The interface device is designed with multi-functionality, serving both as a communication interface between the memory controller and memory devices and as an error correction processing unit. By making the interface device universal and capable of handling both interface operations and ECC processing, the system achieves improved data integrity without adding dedicated separate ECC hardware.
Data Source
AI summary
A composite semiconductor memory device, comprising: a plurality of nonvolatile memory devices; and an interface device connected to the plurality of nonvolatile memory devices and for connection to a memory controller, the interface device comprising an error correction coding (ECC) engine. Also, a memory system, comprising: a memory controller; and at least one composite semiconductor memory device configured for being written to and read from by the memory controller and comprising a built-in error correction coding (ECC) engine. Also, a memory system, comprising: a composite semiconductor memory device comprising a plurality of nonvolatile memory devices; and a memory controller connected to the at least one composite semiconductor memory device, for issuing read and write commands to the composite semiconductor memory device to cause data to be written to or read from individual ones of the nonvolatile memory devices; the composite semiconductor memory device providing error-free writing and reading of the data.