Flash Memory Garbage Collection via Local Logical Page Table

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Flash memory storage devices face inefficiencies in managing storage space due to the need for block-level erase operations and overwriting avoidance, which complicates data management and consumes system resources.

Innovation Solution

A flash memory control method that uses a microcontroller and random access memory to record a logical page table and treat physical pages as invalid without downloading the logical-to-physical address mapping table, allowing for efficient data collection and movement without redundant resource consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the logical-to-physical address mapping table is downloaded from flash memory to determine valid data, then data validity can be accurately determined, but system resources are consumed and operating efficiency is reduced

Engineering Contradiction:
Improvedata validity determination accuracyVSAvoidoperating efficiency
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent maintains a logical page table in the microcontroller's random access memory that pre-records the correspondence between logical pages and physical blocks. During garbage collection, the microcontroller directly queries this pre-established table to determine data validity, eliminating the need to download the logical-to-physical address mapping table from flash memory in real-time. This preliminary preparation of address mapping information resolves the contradiction by providing accurate validity determination through pre-stored data rather than real-time downloads.

Inventive Principle:
Principle #10Preliminary action

2Measurement precision

If the logical-to-physical address mapping table is downloaded to determine valid data, then accurate identification is achieved, but resource consumption increases

Engineering Contradiction:
Improvevalid data identification accuracyVSAvoidsystem resource consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The patent creates a copy of the logical-to-physical address mapping relationship by maintaining a logical page table in the microcontroller's random access memory. This table replicates the essential mapping information needed for garbage collection, allowing the system to query local memory instead of downloading from flash memory. The copying approach resolves the contradiction by providing accurate identification through a lightweight local replica, significantly reducing the resource consumption associated with repeated downloads of the full mapping table.

Inventive Principle:
Principle #26Copying

3Ease of manufacture

If block-level erase operations are performed to release storage space, then storage management is achieved, but data management complexity increases

Engineering Contradiction:
Improvestorage space release capabilityVSAvoiddata management complexity
Core Design Contradiction:
Ease of manufactureVSDevice complexity

Solution Approach 1:

The patent segments the flash memory into multiple physical blocks that can be independently managed and erased. The logical page table further segments the address space, allowing the microcontroller to identify and collect valid data from specific logical pages without needing to erase entire physical blocks. This segmentation approach resolves the contradiction by enabling finer-grained storage management, where storage space can be released more selectively, reducing the complexity of managing large block-level erase operations while maintaining the ability to release storage space when needed.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10089225B2Improving garbage collection efficiency by reducing page table lookups
Publication Date: 2018.10.02 SILICON MOTION INC
  • US10089225B2 patent drawing
  • US10089225B2 patent drawing
  • US10089225B2 patent drawing

AI summary

A flash memory control technology with high efficiency, which records a logical page table in a random access memory. The logical pages that have been collected from a data-interspersed block into a destination block of a flash memory are recorded in the logical page table. Without accessing a logical-to-physical address mapping table stored in the flash memory, the physical pages in the data-interspersed block corresponding to the logical pages recorded in the logical page table are regarded as containing invalid data.