Flash Memory Management Sequential Write Pointer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing flash memory management systems perform poorly with random writes, especially in transaction-based computing systems, due to their assumption that pages within an erase block can be written in any order, leading to slower random write performance compared to sequential writes.

Innovation Solution

Implementing a flash memory management system that writes incoming data in the order it was received, preserving the time order and eliminating position dependence within erase blocks, thus improving random write performance while maintaining minimal impact on sequential write performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If flash memory management systems allow pages within an erase block to be written in any order, then device complexity is reduced and ease of operation is improved, but random write performance deteriorates

Engineering Contradiction:
Improveease of operationVSAvoidrandom write performance
Core Design Contradiction:
Ease of operationVSProductivity

Solution Approach 1:

The patent implements a dynamic write pointer mechanism that automatically advances to the next available page within an erase block based on the sequence of write operations. This dynamic approach allows the system to adapt to random write patterns while maintaining sequential write efficiency, resolving the contradiction between operational simplicity and random write performance.

Inventive Principle:
Principle #15Dynamics

2Reliability

If wear leveling techniques are implemented to distribute write and erase cycles across the memory array, then flash memory functional lifetime is extended, but write performance deteriorates due to additional management overhead

Engineering Contradiction:
Improveflash memory functional lifetimeVSAvoidwrite performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent segments the flash memory into multiple erase blocks with independent write pointers, allowing parallel write operations across different blocks. This segmentation enables wear leveling to distribute writes across blocks while maintaining high write performance through parallelism, resolving the contradiction between extended lifetime and write performance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent pre-organizes erase blocks into wear leveling zones and pre-configures write pointers for each block before write operations begin. This preliminary organization allows the wear leveling algorithm to efficiently distribute writes across blocks without adding significant overhead during actual write operations, maintaining high write performance while extending functional lifetime.

Inventive Principle:
Principle #10Preliminary action

3Device complexity

If traditional flash memory management assumes pages can be written in any order, then device complexity is minimized, but random write performance compared to sequential writes deteriorates

Engineering Contradiction:
Improvedevice complexityVSAvoidrandom write performance
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The patent introduces a dynamic write pointer that automatically tracks the next write position within each erase block, eliminating the need for complex address calculation logic while enabling sequential write optimization. This dynamic mechanism maintains low device complexity while dramatically improving random write performance by ensuring contiguous page utilization.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8566505B2Flash management using sequential techniques
Publication Date: 2013.10.22 SAMSUNG ELECTRONICS CO LTD
  • US8566505B2 patent drawing
  • US8566505B2 patent drawing
  • US8566505B2 patent drawing

AI summary

Disclosed are techniques for flash memory management, including receiving data from a host, writing the data to a flash memory device in the order it was received from the host, and providing at least one data structure configured to locate the data written to the flash memory device.