Memory Controller ECC Mode Selection for Faster Flash Reads
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory controller technologies face challenges in balancing error correction efficiency with data access speed, particularly in flash memory devices, where error correction techniques like LDPC and TCM can slow down data retrieval.
Innovation Solution
The implementation of a memory controller that uses a status indication command to determine the quality of data and applies appropriate error correction techniques, including hard and soft data processing, to rapidly correct errors, thereby optimizing read times and performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If error correction techniques like LDPC and TCM are applied to improve data reliability, then bit error rates are reduced, but data access speed decreases
Solution Approach 1:
The patent implements dynamic error correction by selecting between different ECC techniques (SEC, DAECC, HDAECC) based on the specific error conditions detected in the data. The system adapts the correction method in real-time rather than applying a fixed heavy-weight correction algorithm to all data, thus maintaining high speed for good data while providing targeted correction for erroneous data.
Solution Approach 2:
The system changes the error correction parameters dynamically based on the data quality and error patterns. It uses multiple ECC modes with different correction capabilities and applies them selectively, changing the correction strength parameter according to the actual need rather than maintaining a constant high-level correction mode that would slow down all operations.
2Reliability
If comprehensive error correction is applied to all data, then error rates are minimized, but read time increases
Solution Approach 1:
The patent segments the error correction process into multiple stages and pathways. It divides data into blocks that are independently evaluated and corrected using appropriate methods for each block. This segmentation allows the system to apply lightweight correction to most blocks while reserving heavy-weight correction only for blocks that actually need it, reducing overall processing time.
Solution Approach 2:
The system applies partial error correction action by using a tiered approach where basic error checking is applied to all data, and more intensive correction is applied only to portions of data that fail the initial check. This partial action strategy avoids the time cost of applying full correction uniformly to all data while still ensuring comprehensive error handling where needed.
Data Source
AI summary
A memory device includes a memory array that includes a buffer data. The memory device also includes a memory controller. The memory controller includes an error correction code (ECC) component. The memory controller further receives a status command and an indication related to the quality of the data to analyze with the ECC component. Based on a status value, the memory controller utilizes one of a plurality of error correction techniques via the ECC component to correct an error (e.g., soft state, calibration, etc.).