Memory Clock Mode Circuit for Serial Flash Ring Topology
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing parallel configuration of Flash memory systems faces performance limitations due to signal integrity issues like crosstalk, signal skew, and simultaneous switching noise, as well as increased power consumption with higher system clock frequencies, which restricts the number of memory devices that can be connected and requires additional chip enable signals and clock distribution, leading to cost increases.
Innovation Solution
A serially connected memory system with a ring topology configuration, where memory devices are connected in series, allowing for the use of either parallel or source synchronous clock signals, and a configurable clock mode circuit that sets the operating mode based on a reference voltage, enabling efficient data communication with reduced power consumption and high-speed operation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If parallel configuration of Flash memory devices is used, then storage capacity is increased, but signal integrity deteriorates due to crosstalk, signal skew, and simultaneous switching noise
Solution Approach 1:
The parallel bus interface is segmented into multiple independent serial lanes, with each lane transmitting data independently. This segmentation eliminates crosstalk between channels and reduces simultaneous switching noise by distributing the switching activity across multiple independent serial interfaces rather than a shared parallel bus.
Solution Approach 2:
A serial interface protocol acts as an intermediary between the memory controller and Flash memory devices, replacing direct parallel electrical connections. This intermediary serial communication mechanism eliminates signal integrity issues by using controlled impedance differential pairs and protocol-level error detection/correction.
2Speed
If higher system clock frequencies are used, then data communication speed is improved, but power consumption increases
Solution Approach 1:
The system dynamically adjusts the clock frequency based on operational requirements. During high-speed data transfers, higher clock frequencies are used, while during idle or low-activity periods, the clock frequency is reduced or stopped entirely. This dynamic frequency adjustment maintains high communication speed when needed while minimizing power consumption during normal operation.
Solution Approach 2:
The serial interface uses periodic clock cycles with idle states between active data transfers. During idle periods, the clock can be gated or operated at minimal frequency, allowing the system to achieve high peak data communication speeds during active transfers while maintaining low average power consumption through periodic operation patterns.
3Quantity of substance
If more memory devices are connected in parallel, then storage capacity is increased, but additional chip enable signals and clock distribution are required, leading to increased device complexity
Solution Approach 1:
The serial interface provides a universal communication protocol that can address multiple Flash memory devices through a single or daisy-chained serial connections. Each device responds to device-specific address codes within the serial protocol, eliminating the need for separate chip enable signals and clock distributions for each device. This multi-functional serial interface handles both address decoding and data transfer through a unified protocol.
Solution Approach 2:
Multiple control functions (chip select, clock distribution, address decoding) are merged into a single serial communication channel. The serial interface combines these previously separate functions into one integrated communication stream, where device selection and data transfer occur through the same protocol, significantly reducing the number of physical connections and controller complexity.
Data Source
AI summary
A clock mode configuration circuit for a memory device is described. A memory system includes any number of memory devices serially connected to each other, where each memory device receives a clock signal. The clock signal can be provided either in parallel to all the memory devices or serially from memory device to memory device through a common clock input. The clock mode configuration circuit in each memory device is set to a parallel mode for receiving the parallel clock signal, and to a serial mode for receiving a source synchronous clock signal from a prior memory device. Depending on the set operating mode, the data input circuits will be configured for the corresponding data signal format, and the corresponding clock input circuits will be either enabled or disabled. The parallel mode and the serial mode is set by sensing a voltage level of a reference voltage provided to each memory device.