Flash Storage Interface Data Error Reduction via Dynamic Scrambling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Flash memory devices experience frequent data errors due to advances in data transmission rates, necessitating methods to reduce errors in flash storage interfaces.

Innovation Solution

A method and apparatus that involve descrambling data, monitoring for reception errors, and dynamically enabling or disabling data scrambling techniques to mitigate errors in flash storage interfaces by adjusting transceiving settings based on error detection.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If data transmission rate is advanced, then transmission speed is improved, but data errors occur more frequently

Engineering Contradiction:
Improvedata transmission rateVSAvoiddata error rate
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent implements dynamic adjustment of scrambling enablement based on real-time error detection. The system transitions from a static scrambling configuration to a dynamic one where the scrambling function is enabled or disabled according to the current transmission conditions and error rates, allowing the system to adapt to varying transmission quality at different data rates

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent employs continuous monitoring of data transmission quality through error detection mechanisms. The system uses feedback from error detection results to adjust the scrambling function's operational state, creating a closed-loop control system that responds to transmission conditions and adjusts scrambling enablement accordingly to maintain reliability at high data rates

Inventive Principle:
Principle #23Feedback

2Reliability

If data scrambling technique is enabled, then data error protection is improved, but transmission efficiency deteriorates

Engineering Contradiction:
Improvedata error protectionVSAvoidtransmission efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent makes the scrambling function dynamically adjustable rather than fixed. The system can enable scrambling when error conditions are detected and disable it when transmission conditions are good, optimizing the balance between error protection and transmission efficiency based on real-time system state

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the operational parameter of the scrambling function from a fixed enabled state to a dynamically adjustable state. By modifying the enablement parameter based on transmission quality metrics, the system optimizes the trade-off between error protection overhead and transmission efficiency under different operating conditions

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10630424B2Methods for reducing data errors in transceiving of a flash storage interface and apparatuses using the same
Publication Date: 2020.04.21 SILICON MOTION INC
  • US10630424B2 patent drawing
  • US10630424B2 patent drawing
  • US10630424B2 patent drawing

AI summary

The invention introduces a method for reducing data errors in transceiving of a flash storage interface, performed by a processing unit of a first side, at least including: descrambling first data from a second side via an enabled descrambler of a lowest layer; determining whether a reception error is occurred by continuously monitoring first descrambled data; and when the reception error is occurred, disabling the descrambler of the lowest layer and issuing a first request to the second side for directing the second side to disable a scrambler, thereby disabling the second side to protect second data to be transmitted to the first side by using a data scrambling technique.