Flip-Chip Resonator Layout for High-Density Quantum Circuits

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current quantum computing technologies face limitations in qubit density and complexity due to the physical constraints of two-dimensional chip designs, which restrict the number of qubits that can be coupled and integrated, hindering the ability to perform complex computations.

Innovation Solution

The use of 3D integration techniques, specifically flip-chip geometries, where circuit elements are formed on multiple substrates and connected via superconducting bump bonds, allowing for a more compact and densely integrated qubit system with greater freedom in designing resonant circuit elements and resonance modes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If 2D chip designs are used, then manufacturing is simpler, but qubit density is limited

Engineering Contradiction:
Improvequbit densityVSAvoidintegration structure
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent transitions from 2D planar chip design to 3D integration by stacking multiple substrates vertically. Circuit elements are formed on separate substrates that are bonded together, enabling qubits to be distributed across multiple layers. This dimensional change allows significantly higher qubit density without increasing the footprint of individual chips, while maintaining compatibility with existing 2D fabrication processes on each substrate.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Productivity

If more qubits are integrated, then computational complexity increases, but physical space constraints are exceeded

Engineering Contradiction:
Improvecomputational capabilityVSAvoidchip area
Core Design Contradiction:
ProductivityVSArea of stationary object

Solution Approach 1:

By stacking substrates in the vertical dimension, the patent enables hundreds or thousands of qubits to be integrated within a compact footprint. Each substrate can host multiple qubits, and the vertical stacking multiplies the total capacity. This approach maintains small individual chip areas while achieving high overall computational capability through 3D spatial utilization.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent divides the quantum processor into multiple discrete substrates, each containing portions of the circuit elements and qubits. These segmented substrates are independently fabricated using standard 2D processes, then bonded together. This segmentation allows parallel fabrication and assembly, enabling scalable integration of large numbers of qubits without requiring a single large chip.

Inventive Principle:
Principle #1Segmentation

3Quantity of substance

If 3D integration is implemented, then qubit density increases, but manufacturing complexity increases

Engineering Contradiction:
Improvequbit densityVSAvoidfabrication process
Core Design Contradiction:
Quantity of substanceVSEase of manufacture

Solution Approach 1:

The patent segments the quantum processor fabrication into separate 2D substrate manufacturing steps followed by a bonding assembly step. Each substrate can be fabricated using existing planar semiconductor processes, maintaining ease of manufacture for individual components. The 3D integration is achieved through wafer bonding or chip stacking, which are established techniques in the semiconductor industry, thus managing manufacturing complexity through modular segmentation.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables a higher qubit density and more complex quantum processor designs, maintaining resonant frequency and reducing energy loss and decoherence, thereby enhancing the capability to perform complex quantum computations.

Implementation Method 1

a first bump bond connected to the first portion of the circuit element and to the second portion of the circuit element, in which the first superconductor bump bond provides an electrical connection between the first portion and the second portion

Methodology Applied
Scientific EffectSuperconductivity: Superconductivity

Implementation Method 2

a circuit element having a microwave frequency resonance mode

Methodology Applied
Scientific EffectResonance: Resonance

Data Source

PatentUS12120966B2Low footprint resonator in flip chip geometry
Publication Date: 2024.10.15 GOOGLE LLC
  • US12120966B2 patent drawing
  • US12120966B2 patent drawing
  • US12120966B2 patent drawing

AI summary

A device includes a first substrate having a principal surface; a second substrate having a principal surface, in which the first substrate is bump-bonded to the second substrate such that the principal surface of the first substrate faces the principal surface of the second substrate; a circuit element having a microwave frequency resonance mode, in which a first portion of the circuit element is arranged on the principal surface of the first substrate and a second portion of the circuit element is arranged on the principal surface of the second substrate; and a first bump bond connected to the first portion of the circuit element and to the second portion of the circuit element, in which the first superconductor bump bond provides an electrical connection between the first portion and the second portion.