Conditional Flip-Flop Buffer Switching for Lower Power Circuits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional flip-flop buffers in digital circuits consume significant power due to frequent switching operations, as they are set with each clock pulse even when the input signal remains unchanged, leading to inefficient power usage.
Innovation Solution
A circuit arrangement that includes an exclusive-OR function and an AND function to detect differences between the input and output signals, setting the buffer only when these signals differ, thereby reducing unnecessary switching and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the buffer is set with each clock pulse, then the output signal state is updated regularly, but power consumption increases due to frequent switching operations
Solution Approach 1:
The patent applies feedback by comparing the current input signal state with the previous output signal state using an XOR gate. The buffer is only set when a state change is detected, preventing unnecessary switching operations and reducing power consumption while maintaining reliable signal updates.
Solution Approach 2:
Instead of updating the buffer with every clock pulse (excessive action), the patent implements partial action by only triggering the buffer set operation when actual state changes are detected. This reduces switching frequency and power consumption while maintaining functional reliability.
2Use of energy by moving object
If the buffer is set only when input and output states differ, then power consumption is reduced, but additional logic circuitry is required
Solution Approach 1:
The patent introduces intermediary logic elements (XOR gate and AND gate) that mediate between the clock signal and the buffer set input. These intermediaries detect state changes and conditionally enable the clock signal, reducing power consumption with minimal additional circuit complexity.
Solution Approach 2:
The patent changes the operational parameter of the buffer from continuous updating (every clock pulse) to conditional updating (only on state change). This parameter change is achieved through simple logic gates that modify the clock signal based on input-output state comparison, reducing power consumption without significant complexity increase.
3Loss of energy
If switching operations are minimized, then power consumption decreases, but the circuit requires state detection logic
Solution Approach 1:
The XOR gate implements feedback by continuously comparing the current input state with the previous output state. This feedback mechanism enables precise detection of state changes, allowing the circuit to minimize switching operations and energy loss with only two additional logic gates.
Solution Approach 2:
The patent replaces the mechanical/physical switching operation with a logical state detection mechanism. Instead of blindly switching on every clock pulse, the circuit uses logical comparison (XOR) and conditional AND operations to intelligently control switching, reducing energy loss with minimal logic circuit complexity.
Data Source
AI summary
A circuit arrangement including a data input for applying a data signal, a set input for applying a set signal and an output for providing an output state. The output is coupled to the data input and to the set input in such a manner that the output state provided is set only when an input state of the data signal and the output state differ from one another and the set signal changes to a prescribed state.