Flip-Flop Array Control Masking for Flexible Reset Configuration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The high cost and time-consuming process of fabricating dedicated integrated circuits for small volume operations or testing, as well as the lack of flexibility in configuring control signals for flip-flops in programmable ICs, limit their efficiency and usability.

Innovation Solution

The implementation of a configurable integrated circuit design where groups of flip-flops can ignore or disable shared control signals, such as reset or clock enable signals, through selection units like multiplexers, allowing for greater flexibility and resource optimization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If dedicated integrated circuits are fabricated for small volume operations or testing, then the chip size is minimized with only required gates and components, but the fabrication cost and time become too high

Engineering Contradiction:
Improvefabrication costVSAvoidfabrication time
Core Design Contradiction:
Ease of manufactureVSProductivity

Solution Approach 1:

The patent implements universal control signals (reset, clock enable) that can be shared across multiple flip-flop groups within a single integrated circuit. This multi-functionality allows the same control infrastructure to serve different application scenarios, eliminating the need for separate dedicated circuits for each small-volume or testing application, thereby reducing both fabrication cost and time while maintaining application-specific functionality through selective signal masking

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If programmable integrated circuits are used for flexibility in configuring control signals, then adaptability is improved, but device complexity increases

Engineering Contradiction:
Improvecontrol signal configuration flexibilityVSAvoidcircuit structure complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent segments the flip-flop array into multiple groups, where each group can be independently controlled through selection units. This segmentation allows different control configurations for different groups without requiring complete reconfiguration of the entire circuit, thereby providing adaptability while managing complexity through modular organization

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces selection units as intermediary components between the shared control signals and the flip-flop groups. These intermediaries mask or pass through control signals based on configuration, providing flexible control signal configuration without requiring complex direct wiring, thus enhancing adaptability while keeping the overall circuit structure relatively simple

Inventive Principle:
Principle #24Intermediary (Mediator)

3Device complexity

If shared control signals are applied to all flip-flops, then circuit simplicity is maintained, but the ability to operate specific flip-flops independently is lost

Engineering Contradiction:
Improvecircuit structure simplicityVSAvoidindependent flip-flop operation capability
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent implements dynamic control where the connection between shared control signals and individual flip-flop groups can be changed at runtime through the selection units. The masking capability allows flip-flops to dynamically switch between being controlled by shared signals or operating independently, providing operational flexibility while maintaining a relatively simple static circuit structure

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8866509B1Flip-flop array with option to ignore control signals
Publication Date: 2014.10.21 XILINX INC
  • US8866509B1 patent drawing
  • US8866509B1 patent drawing
  • US8866509B1 patent drawing

AI summary

Integrated circuits having groups of flip-flops with the option to ignore control signals are disclosed. For example, an integrated circuit comprises a first group and a second group of flip-flops that share a common reset signal, and a first selection unit for selecting a first output from among the common reset signal and a logical low signal to be sent to the second group of flop-flops. A selection of the logical low signal is for preventing the common reset signal from being applied to the flip-flops in the second group. The integrated circuit may also include a second selection unit for selecting a second output from among the common reset signal and a logical low signal to be sent to the first group of flop-flops. A selection of the logical low signal is for preventing the common reset signal from being applied to the flip-flops in the first group.