Flip-Flop Internal Clocking for Lower Setup Time and Switching Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In integrated circuits, flip-flops often face a trade-off between reducing power consumption and minimizing data setup time, with dynamic flip-flops improving performance but being limited by power or noise requirements.
Innovation Solution
The proposed solution involves a flip-flop circuit design that generates internal clocks to maintain data states, utilizing a pull-up and pull-down network enabled by specific internal clocks to store complement data, thereby optimizing power consumption and data setup time.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If dynamic flip-flops are used to improve performance, then data setup time is reduced, but power consumption increases
Solution Approach 1:
The patent employs dynamic logic circuits within the flip-flop structure, utilizing clocked signal propagation through dynamic gates that allow data to pass through during the clock phase. This dynamic operation reduces the setup time requirement while managing power consumption through controlled signal transitions rather than continuous static power dissipation
Solution Approach 2:
The flip-flop utilizes periodic clock signals to control data capture and storage operations. The clocked architecture enables data to be captured during specific phases of the clock cycle, allowing the circuit to achieve reduced setup time while power consumption occurs only during active switching events rather than continuously
2Productivity
If dynamic flip-flops are used to reduce setup time, then performance is improved, but noise requirements become more stringent
Solution Approach 1:
The patent introduces intermediate buffering stages and controlled signal paths that act as mediators between the dynamic logic elements. These intermediary structures help isolate noise generated during switching events from critical data paths, allowing the flip-flop to achieve high performance while managing noise through controlled signal propagation
Solution Approach 2:
The complementary nature of the dynamic logic circuits creates redundant signal paths that can be used for noise cancellation or verification. The dual-rail or complementary signaling approach allows the circuit to tolerate certain levels of noise while maintaining correct operation, effectively copying signals through multiple controlled paths
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Embodiments of a flip-flip circuit are disclosed that may allow a reduction in data setup time and lower switching power. The flip-flop circuit may include an input circuit, an output circuit, a clock circuit, and a feedback circuit. The clock circuit may be operable to generate internal clocks dependent upon received data, and the generated internal clocks may enable the feedback and input circuits.