Flying Bitline Jumper Cells for Lower-Resistance SRAM Writes
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Increasing the density of memory circuits in SRAM designs leads to longer bitlines, which are more resistive, degrading the quality of the signal on the bitline for writing to the bitcell.
Innovation Solution
Implementing a flying bitline design with jumper cells that utilize write drivers on both ends and incorporate a two-step 'jog' jump pattern, allowing bitlines to jump between metal layers, thereby reducing resistance and improving write speed and reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory circuit density is increased, then more memory can be fit on a chip, but bitline length increases leading to higher resistance and degraded signal quality
Solution Approach 1:
The bitline is segmented into multiple shorter segments by introducing intermediate bitline taps at strategic locations. Each segment has lower resistance individually, and the segmented structure allows for localized signal regeneration or reinforcement, thereby maintaining signal quality across the entire bitline while supporting higher memory density
Solution Approach 2:
Intermediate bitline taps serve as intermediary elements between the data signal source and the bitcell. These taps provide additional connection points that can buffer or regenerate signals, effectively mediating the signal transmission over longer distances enabled by increased memory density without degrading signal quality
2Quantity of substance
If bitline length increases to accommodate higher density, then more memory cells can be accessed, but write speed degrades due to increased resistance
Solution Approach 1:
By segmenting the bitline into multiple shorter sections with intermediate taps, each segment has lower resistance, enabling faster charge/discharge cycles. This segmentation allows write operations to complete more quickly across the entire bitline while maintaining high memory density
Solution Approach 2:
The bitline structure transitions from a single-dimensional long line to a multi-dimensional segmented architecture with vertical taps and intermediate connection layers. This dimensional change reduces the effective resistance path length while maintaining the horizontal span needed for high density
3Area of stationary object
If bitline length increases, then memory coverage area expands, but signal reliability deteriorates due to resistive losses
Solution Approach 1:
The bitline is divided into multiple reliable segments through intermediate taps, where each segment maintains signal integrity independently. This segmentation allows the overall memory array to cover larger areas while each local segment preserves write reliability
Solution Approach 2:
Intermediate bitline taps act as intermediary signal preservation points that prevent signal degradation over long distances. These mediators ensure that write operations remain reliable across expanded memory array areas by providing localized signal reinforcement
Data Source
AI summary
The disclosed device can include a bitcell array located on a first metal layer including a first subarray of bitcells and a second subarray of bitcells; a first write driver device coupled to the first subarray of bitcells from a first end of the first subarray; a second write driver device coupled to the second subarray of bitcells from a first end of the second subarray; a third write driver device coupled to the first subarray of bitcells from a second end of the first subarray; and a fourth write driver device coupled to the second subarray of bitcells from the second end of the second subarray. Various other devices, systems, and methods of manufacture are also disclosed.