Footprint-Based Optimization for Integrated Circuit Timing and Leakage

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High performance integrated circuit designs require extensive optimization steps, particularly leakage recovery, which consumes significant runtime and computational resources, leading to long turn-around times as circuit designs become more complex and larger.

Innovation Solution

Implementing footprint-based optimization in parallel with other steps, such as leakage and timing recovery, allows for the replacement of cells with equivalent footprint cells, reducing power consumption and runtime without disrupting physical or parasitic disturbances, enabling simultaneous execution of these optimizations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple optimization steps are performed sequentially for high performance integrated circuit designs, then leakage recovery and timing recovery can be achieved, but the total runtime and computational cost increase significantly

Engineering Contradiction:
Improveperformance optimizationVSAvoidtotal optimization runtime
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent merges leakage recovery and timing recovery optimization steps into a single integrated footprint-based optimization process. By combining these previously separate sequential steps into one unified operation that runs simultaneously, the total runtime is reduced while maintaining the performance benefits of both optimization types.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent performs footprint-based optimization in parallel with placement and routing steps rather than waiting for them to complete sequentially. This preliminary action allows optimization to begin earlier in the design flow, reducing the overall turn-around time without compromising the quality of subsequent steps.

Inventive Principle:
Principle #10Preliminary action

2Loss of energy

If leakage recovery is performed as a separate optimization step, then power consumption is reduced, but the computational cost and runtime increase

Engineering Contradiction:
Improveleakage power consumptionVSAvoidcomputational cost
Core Design Contradiction:
Loss of energyVSUse of energy by stationary object

Solution Approach 1:

The patent combines leakage recovery with timing recovery in a single footprint-based optimization pass. By merging these operations, the computational cost is amortized across a unified process that achieves both power reduction and timing improvement, rather than paying the full computational price twice for separate sequential executions.

Inventive Principle:
Principle #5Merging (Combining)

3Productivity

If footprint-based optimization is performed in parallel with other steps, then runtime is reduced, but the complexity of coordinating multiple simultaneous operations increases

Engineering Contradiction:
Improveoptimization throughputVSAvoidcoordination complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements a universal footprint-based optimization framework that handles both leakage recovery and timing recovery through a single multi-functional process. This universal approach reduces coordination complexity compared to managing separate optimization steps, as one system performs multiple functions simultaneously rather than requiring multiple specialized systems to be coordinated.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8904334B2Footprint-based optimization performed simultaneously with other steps
Publication Date: 2014.12.02 SYNOPSYS INC
  • US8904334B2 patent drawing
  • US8904334B2 patent drawing
  • US8904334B2 patent drawing

AI summary

A method comprising placing elements in a layout, performing clock tree synthesis, and performing routing. The method further comprising, in parallel with one of the clock tree synthesis or the routing, performing a footprint based optimization, substituting a footprint equivalent element in a path based on a timing slack of the path.