FPGA Logic Region Configuration via NoC Parallel Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current Field Programmable Gate Array (FPGA) architectures face limitations in configuring programmable logic regions due to low bandwidth and serial configuration methods, which hinder parallel processing and result in slow configuration times, especially in virtualized computing environments where rapid reconfiguration is essential for economic benefits.
Innovation Solution
Implementing a programmable network-on-chip (NoC) with configuration frame segment drivers that allow high-speed, parallel processing of configuration data by routing it through a network with multiple virtual channels and weighted arbitration, enabling faster and more localized configuration of programmable logic regions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If serial configuration methods are used in traditional FPGA architectures, then device complexity is reduced, but configuration speed and productivity deteriorate
Solution Approach 1:
The configuration frame driver is divided into multiple segment drivers (first configuration frame segment driver, second configuration frame segment driver, etc.), each responsible for different portions of configuration data. This segmentation enables parallel processing of configuration data through multiple channels, dramatically increasing configuration speed while distributing system complexity across modular components.
Solution Approach 2:
The patent transitions from serial configuration to parallel configuration by introducing multiple virtual channels (first virtual channel, second virtual channel, etc.) in the NoC architecture. This dimensional change from single-channel serial to multi-channel parallel configuration enables simultaneous data transmission, improving productivity without overwhelming system complexity through structured channel management.
2Speed
If parallel processing is implemented for configuration data, then configuration speed increases, but device complexity increases
Solution Approach 1:
The NoC (Network-on-Chip) acts as an intermediary infrastructure that manages parallel configuration data transmission. By introducing this mediating network layer with virtual channels and arbitration mechanisms, the system achieves high-speed parallel configuration while offloading complexity management to the NoC's standardized communication protocols and routing logic.
Solution Approach 2:
The system changes key parameters of the configuration architecture: introducing multiple virtual channels (increasing channel count parameter), implementing weighted arbitration (changing scheduling parameter), and distributing configuration frame drivers across different locations (changing spatial distribution parameter). These parameter changes enable parallel processing while maintaining controllable complexity through systematic design.
3Loss of time
If traditional serial configuration is used, then ease of operation is maintained, but configuration time increases
Solution Approach 1:
Configuration data is pre-segmented into multiple frames distributed across different virtual channels before transmission begins. The NoC arbitration logic is pre-configured with weighted priorities for different channels. This preliminary preparation enables immediate parallel transmission upon initiation, dramatically reducing configuration time while the pre-structured data format maintains operational simplicity.
Data Source
Figure 1
Figure 2~3
Figure 4~5
AI summary
Examples described herein provide for an integrated circuit (1C) having a programmable logic region that is capable of being configured via a programmable network. In an example, an IC includes a programmable logic region, a controller, and a programmable network. The programmable network is connected between the controller and the programmable logic region. The controller is programmed to configure the programmable logic region via the programmable network. In some examples, the programmable logic region can be configured faster, among other benefits.