Shared FPGA Control Signal Muxing Across Tiles
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
FPGA architectures face inefficiencies in control signal muxing due to the limited supply of less resistive metal for global routing wires, leading to increased chip area and cost, especially in designs with many flip-flops sharing similar control signals.
Innovation Solution
Implementing a shared control signal muxing circuitry between FPGA tiles, either by adding a separate muxing tile or distributing it in a cascaded configuration among tiles, to reduce the need for redundant muxing in each tile and amortize the cost across multiple tiles.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If control signal muxing is implemented in each FPGA tile, then each tile can independently route control signals, but chip area increases and cost increases due to redundant muxing
Solution Approach 1:
The patent merges control signal muxing functionality from individual tiles into a shared resource located in the inter-tile routing network. Instead of each tile having its own dedicated muxing circuitry, a single muxing structure serves multiple tiles, reducing redundant hardware while maintaining independent routing capability through programmable selection.
Solution Approach 2:
The shared control signal muxing circuitry in the inter-tile routing network serves multiple tiles simultaneously, making it a universal resource. This multi-functional approach allows the same hardware structure to route control signals to any of the connected tiles, eliminating the need for tile-specific duplicate muxing circuits.
2Ease of operation
If control signal muxing is implemented in each FPGA tile, then each tile can independently route control signals, but cost increases due to redundant muxing
Solution Approach 1:
The patent merges control signal muxing functionality from individual tiles into a shared resource located in the inter-tile routing network. Instead of each tile having its own dedicated muxing circuitry, a single muxing structure serves multiple tiles, reducing redundant hardware while maintaining independent routing capability through programmable selection.
Solution Approach 2:
The patent uses programmable routing to create virtual copies of control signal paths without duplicating physical muxing hardware. The shared muxing circuitry can be configured through programming to route signals to different tiles as needed, providing the functional equivalence of multiple muxes without the associated manufacturing cost.
3Speed
If less resistive metal is used for global routing wires, then signal routing capability improves, but the supply of such metal is limited
Solution Approach 1:
The patent segments the control signal routing function by separating the muxing operation from the global routing wires. The shared muxing circuitry in the inter-tile network handles signal selection, while the global routing wires only need to carry selected signals to multiple tiles. This segmentation reduces the demand for high-performance metal traces while maintaining routing capability.
Solution Approach 2:
The shared control signal muxing circuitry acts as an intermediary between the global routing network and individual tiles. It receives control signals from the global routing wires and distributes them to multiple tiles as needed, reducing the burden on the global routing infrastructure and allowing less resistive metal to be used more efficiently.
Data Source
AI summary
Methods and apparatuses to provide FPGA inter-tile control signal sharing are described. In one embodiment, the FPGA inter-tile muxing for control signals is added in a separate tile. In another embodiment, the control signal muxing is distributed among FPGA tiles and shared using a cascaded configuration.