FPGA Area Reconfiguration for Dynamic Resource Utilization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In operation processing systems, FPGAs are typically used for single tasks, leading to inefficient utilization and suboptimal processing performance.

Innovation Solution

An operation processing device that dynamically configures a programmable integrated circuit with multiple areas, allowing for the creation of operational circuits and communication paths to efficiently process requests by selecting and reconfiguring FPGA areas, enabling flexible task allocation and improved resource utilization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If FPGA is used for single task, then task execution is simple, but resource utilization is inefficient

Engineering Contradiction:
Improveresource utilizationVSAvoidconfiguration complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The FPGA chip is divided into multiple first areas (computational units) and second areas (communication paths), creating a modular architecture that allows flexible configuration for different tasks while maintaining efficient resource utilization across the segmented structure

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dynamic reconfiguration capability where the FPGA areas can be selectively assigned to different functional roles based on task requirements, enabling the system to adapt to varying computational needs and optimize resource allocation in real-time

Inventive Principle:
Principle #15Dynamics

2Productivity

If multiple tasks are processed simultaneously, then processing performance improves, but area selection and reconfiguration becomes complex

Engineering Contradiction:
Improveprocessing performanceVSAvoidarea selection complexity
Core Design Contradiction:
ProductivityVSEase of operation

Solution Approach 1:

The control unit monitors task completion status and automatically manages the reconfiguration process by selecting completed areas and redistributing them to new tasks, providing feedback-driven automation that simplifies multi-task coordination while maintaining high processing performance

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The control unit acts as an intermediary between task management and physical reconfiguration, handling the complexity of area selection and assignment automatically, thereby enabling multiple simultaneous tasks without increasing operational complexity for the user

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If areas are reused for communication paths after task completion, then resource utilization increases, but area functionality must be dynamically changed

Engineering Contradiction:
Improveresource utilizationVSAvoidarea functionality adaptability
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The patent changes the functional parameters of FPGA areas by reassigning them from computational functions to communication path functions and vice versa, enabling dynamic adaptation of area functionality to maximize resource utilization while supporting multiple task types

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10319436B2System including programmable integrated circuit including first areas having same shape and second areas formed between first areas, and operation processing device and method for controlling the programmable integrated circuit
Publication Date: 2019.06.11 FUJITSU LTD
  • US10319436B2 patent drawing
  • US10319436B2 patent drawing
  • US10319436B2 patent drawing

AI summary

A device is configured to control a programmable integrated circuit having a plurality of first areas each of which has the same shape and a plurality of second areas formed between the plurality of first areas. The device includes: a memory; and a processor configured to: recognize an operation request executed by the programmable integrated circuit, select a third area and a fourth area used for configuring an operational circuit, by which processing pertaining to the operation request, from the plurality of first areas and the plurality of second areas, cause the selected third area and the selected fourth area to function as an operation processing unit to generate the operational circuit, cause the generated operational circuit to execute processing pertaining to the operation request, and after the processing is completed, cause the third area included in the operational circuit to function as a communication path.