FPGA Electromagnetic Transient Simulation via Matrix Compression

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current off-line electromagnetic transient simulation software faces challenges with slow simulation speed and lack of real-time interaction, particularly when dealing with high-frequency power electronic devices, due to limitations in hardware computing capacity and serial processing modes, which hinder efficient real-time simulation on Field Programmable Gate Arrays (FPGAs).

Innovation Solution

The method integrates topological parameters and compresses the simulation circulation flow in FPGAs, initializing complex operations in an upper computer and performing the main simulation cycle efficiently on the FPGA, thereby optimizing resource utilization and improving simulation speed.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the traditional EMTP algorithm is directly compiled and run on the FPGA, then the simulation can be performed in real-time, but a large number of FPGA hardware resources will be consumed and the efficiency and real-time performance are reduced

Engineering Contradiction:
Improvesimulation efficiencyVSAvoidFPGA hardware resource consumption
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent divides the simulation process into two distinct phases: an initialization phase where topological parameters are processed and integrated into the circuit model, and a simulation execution phase where the actual electromagnetic transient simulation is performed. This segmentation allows complex initialization operations to be performed once offline, while the runtime simulation on FPGA only requires simple matrix calculations, significantly reducing hardware resource consumption during real-time operation.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs preliminary processing of topological parameters and circuit configuration data before the actual simulation. By integrating topological parameters into the circuit model in advance and preparing the simulation environment offline, the system eliminates the need for complex initialization operations during FPGA execution, thereby reducing hardware resource requirements and improving simulation efficiency.

Inventive Principle:
Principle #10Preliminary action

2Speed

If the traditional EMTP algorithm is run on a general-purpose computer based on CPU, then the algorithm can be executed with standard hardware, but the simulation speed is slow and real-time interaction is not supported

Engineering Contradiction:
Improvesimulation speedVSAvoidreal-time interaction capability
Core Design Contradiction:
SpeedVSAdaptability or versatility

Solution Approach 1:

The patent replaces the traditional CPU-based serial processing architecture with an FPGA-based parallel processing architecture. By leveraging the parallel computing capabilities of FPGA, the system achieves significant improvements in simulation speed and real-time performance, enabling hardware-in-the-loop (HIL) applications that require fast computation and real-time interaction.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent transitions from serial processing (single-dimensional time progression) to parallel processing (multi-dimensional simultaneous computation) by utilizing FPGA's inherent parallel architecture. This dimensional change in computation approach enables the system to handle complex power system simulations in real-time while supporting interactive control and monitoring functions.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Measurement precision

If off-line electromagnetic transient simulation software is used, then the simulation can be performed with comprehensive modeling capabilities, but the simulation time consumption is long and real-time interaction is not supported

Engineering Contradiction:
Improvesimulation accuracyVSAvoidsimulation time consumption
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent performs comprehensive model setup, topological parameter integration, and initialization calculations in advance during an offline preparation phase. By completing these computationally intensive tasks before real-time simulation, the system preserves modeling accuracy while enabling fast execution during the actual simulation phase, thus eliminating the trade-off between accuracy and speed.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent separates the simulation process into offline preparation (comprehensive modeling and parameter integration) and online execution (real-time simulation with pre-processed data). This segmentation allows the system to maintain high simulation accuracy through detailed offline modeling while achieving real-time performance during execution by using simplified matrix calculations with pre-integrated parameters.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS12032879B2Electromagnetic transient simulation method for field programmable logic array
Publication Date: 2024.07.09 SHANGHAI JIAOTONG UNIV
  • US12032879B2 patent drawing
  • US12032879B2 patent drawing

AI summary

Electromagnetic transient simulation method applicable to a field programmable gate array (FPGA), which integrates topological parameters of a circuit to be simulated into two matrix parameters in an initialization stage thereof; and voltage and current information at each simulation moment can be obtained only through simple matrix multiplication operation in a main part of the simulation cycle thereof. The method avoids complex initialization operation in the field programmable logic array; meanwhile, the flow of the main part of the simulation cycle in the FPGA is maximally compressed, and the efficiency of electromagnetic transient simulation based on the FPGA is greatly improved.