FPGA EtherCAT Bridge Controller for Real-Time Network Topology
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current EtherCAT master-slave systems face challenges with real-time performance and synchronization due to non-real-time operating systems, high costs of RTOS, and single-master network topology vulnerabilities, which affect high-precision control and reliability in industrial applications.
Innovation Solution
An FPGA-based EtherCAT master-slave station integrated bridge controller with a GPMC bus, allowing for parallel data processing and communication between master and slave stations, enabling hard real-time capabilities and flexible network topologies by acting as both master and slave devices, reducing dependence on CPU and OS.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If a standard Ethernet card and non-real-time operating system (Windows, Linux, Android) are used in the EtherCAT master station, then the device complexity is reduced and ease of operation is improved, but the real-time performance deteriorates and communication period jitter increases
Solution Approach 1:
The patent replaces the software-based Ethernet card with a hardware-based ESC chip (EtherCAT Slave Controller) that implements the EtherCAT protocol directly in hardware. This hardware substitution eliminates the dependency on non-real-time operating systems and enables deterministic real-time communication with period jitter below 1 microsecond, while maintaining ease of operation through standardized interfaces.
Solution Approach 2:
The patent changes the operating system parameter from general-purpose OS (Windows, Linux, Android) to a real-time operating system or embedded firmware that guarantees deterministic task scheduling. This parameter change ensures that EtherCAT protocol processing occurs within strict time boundaries, achieving real-time performance while keeping the system easy to operate through standardized configuration procedures.
2Reliability
If an RTOS real-time operating system is used to ensure real-time performance, then the real-time performance is improved, but the cost increases and device complexity increases due to software transplantation workload
Solution Approach 1:
The patent replaces the complex software-based Ethernet card requiring RTOS with a dedicated hardware ESC chip that natively supports real-time EtherCAT communication. This hardware solution eliminates the need for complex RTOS software transplantation while maintaining deterministic real-time performance, thereby reducing device complexity and development workload.
3Device complexity
If a single-master network topology is used, then the device complexity is reduced, but the reliability deteriorates as the entire network may be paralyzed upon master station failure
Solution Approach 1:
The patent designs the bridge controller with multi-functionality, enabling it to operate as either a master station or a slave station depending on configuration. This universal design allows the system to implement redundant master configurations where multiple bridge controllers can assume master roles, ensuring network reliability while maintaining manageable complexity through standardized EtherCAT protocol support.
Solution Approach 2:
The patent implements redundant master station configurations in advance to prevent network paralysis. By pre-configuring multiple potential master stations that can take over if the primary master fails, the system proactively cushions against single-point failures, thereby improving network reliability while keeping the topology complexity manageable through standardized failover mechanisms.
4Reliability
If parallel data processing and communication between master and slave stations is implemented, then the real-time performance is improved and network load is reduced, but the device complexity increases
Solution Approach 1:
The patent uses hardware-based ESC chips that perform EtherCAT protocol processing in parallel at the hardware level, eliminating the need for complex software-based data processing. This hardware parallelism achieves deterministic real-time performance with minimal network load while keeping device complexity manageable through standardized chip implementations.
Data Source
AI summary
An EtherCAT master-slave station integrated bridge controller, a control method, a control system and a readable storage medium are provided. Therein, an FPGA-based EtherCAT master-slave station integrated bridge controller is constructed. Because of the hardware parallel computing capability of FPGA, the master station of the EtherCAT master-slave station integrated bridge controller has a hard real-time characteristic so as to ensure real-time sending and receiving of EtherCAT network data and reduce the dependence on CPU performance and operating system real-time performance. The EtherCAT master-slave station integrated bridge controller can serve as a slave device relative to a third-party master station device and meanwhile serve as a master device relative to a third-party slave station device, thus reducing the load of EtherCAT bus network and improving the flexibility of network topology.