FPGA Firmware Acceleration for ATE Test Bottlenecks
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional automated test equipment (ATE) systems are limited by the processing capabilities of the tester processor, which acts as a bottleneck, and require protocol-specific hardware bus adapter cards, restricting the number and types of devices under test (DUTs) that can be simultaneously tested and underutilizing Field Programmable Gate Arrays (FPGAs).
Innovation Solution
A test architecture that distributes command and test pattern generation functionality to FPGAs, allowing the tester processor and FPGAs to work symbiotically, with reconfigurable protocol engines on FPGAs to support multiple communication protocols, reducing the processing load on the tester processor and enabling simultaneous testing of DUTs with different protocols without hardware changes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the tester processor generates all commands and test patterns, then the system can control DUTs through hardware bus adapter cards, but the tester processor becomes a processing bottleneck and limits the number of DUTs that can be tested simultaneously
Solution Approach 1:
The patent divides the command and test pattern generation functionality between the tester processor and FPGA hardware accelerators. The tester processor generates high-level test commands while the FPGA generates detailed test patterns and protocols, segmenting the processing workload to eliminate the processor bottleneck and enable simultaneous testing of multiple DUTs.
Solution Approach 2:
The FPGA acts as an intermediary between the tester processor and the DUTs. It receives test commands from the processor, translates them into protocol-specific test patterns, and executes them directly at the DUT interface, thereby mediating the communication and eliminating the processor's direct involvement in low-level test operations.
2Adaptability or versatility
If protocol-specific hardware bus adapter cards are used, then communication with DUTs can be established, but the system cannot test DUTs with different protocols simultaneously without hardware changes
Solution Approach 1:
The patent implements universal protocol support by programming the FPGA with multiple communication protocol implementations (SATA, SAS, PCIe, USB, etc.). A single FPGA can adapt to different protocols through software reconfiguration, eliminating the need for separate hardware adapter cards for each protocol and enabling simultaneous testing of multi-protocol DUTs.
Solution Approach 2:
The system changes the operational parameters of the FPGA through software reconfiguration rather than hardware changes. By loading different protocol bitstreams into the FPGA, the system can dynamically adjust communication parameters to match different DUT protocols, providing flexibility without physical hardware modification.
3Productivity
If the tester processor generates all test patterns and commands, then control over DUTs is maintained, but FPGA functionality is underutilized
Solution Approach 1:
The FPGA is enabled to generate test patterns and execute protocols autonomously based on high-level commands from the tester processor. This self-service capability allows the FPGA to utilize its hardware resources fully for test pattern generation and protocol handling, transforming it from an underutilized component to an active participant in the testing process.
Data Source
AI summary
A method for testing using an automated test equipment (ATE) comprises transmitting instructions for executing tests on a device under test (DUT) from a tester processor to a queue communicatively coupled with the tester processor and a Field Programmable Gate Array (FPGA), wherein the tester processor is configured to determine a hardware acceleration mode from a plurality of hardware acceleration modes for executing tests on the DUT. Further, the hardware acceleration mode is configured to distribute functionality for generating commands and data between the tester processor and the FPGA, wherein in at least one hardware acceleration mode the tester processor is configured to generate commands for testing the DUT and the FPGA is configured to generate data for testing the DUT. The method also comprises accessing the instructions in the queue, translating the instructions into commands associated with testing the DUT and transmitting the commands to the DUT.