FPGA MCU Glitch Testing for Precise Vulnerability Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for testing microcontroller unit (MCU) chips for vulnerabilities are inefficient, lack time accuracy, and require additional costly equipment like oscilloscopes, making it difficult to effectively detect and address potential security risks.
Innovation Solution
A test device utilizing a Field Programmable Gate Array (FPGA) chip to control a power supply to generate voltage glitches in MCUs, enabling precise testing with high-frequency clock signals and flexible test logic programs, and includes features like data storage and transmission units for efficient data handling.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional testing methods are used to detect MCU vulnerabilities, then additional costly equipment like oscilloscopes is required, but this increases device complexity and testing cost
Solution Approach 1:
The patent integrates the voltage glitch generation functionality directly into the power supply unit, merging the testing capability with the existing power delivery infrastructure. This eliminates the need for separate external equipment like oscilloscopes and voltage glitch generators, thereby reducing device complexity while maintaining vulnerability detection capability
Solution Approach 2:
The power supply unit is designed to serve dual purposes: normal operation power delivery and vulnerability testing through voltage glitch generation. By making the power supply multi-functional, the patent eliminates the need for dedicated testing equipment, reducing both device complexity and testing costs while maintaining effective vulnerability detection
2Measurement precision
If traditional testing methods are used without precise timing control, then equipment is simpler, but time accuracy in vulnerability detection is insufficient
Solution Approach 1:
The patent introduces a timing control unit as an intermediary between the control unit and the power supply unit. This intermediary component precisely manages the timing of voltage glitch generation, ensuring high time accuracy in vulnerability detection without requiring complex external timing equipment. The timing control unit acts as a dedicated mediator that handles the timing complexity internally
Solution Approach 2:
The patent replaces manual or external timing control mechanisms with an integrated electronic timing control unit that operates within the test device. This substitution enables precise timing control through electronic signal generation and management, achieving high measurement precision while keeping the overall device architecture manageable and cohesive
3Reliability
If voltage glitch is generated to test MCU vulnerabilities, then detection effectiveness is improved, but the MCU may experience unexpected operations or data errors
Solution Approach 1:
The patent implements preliminary protective measures by integrating the voltage glitch generation within a controlled test environment and establishing proper timing and sequencing of test operations. The system prepares and manages the glitch injection in a controlled manner, preventing unintended operational disruptions to the MCU while maintaining effective vulnerability detection capability
Solution Approach 2:
The patent incorporates feedback mechanisms that monitor MCU response during voltage glitch testing. By observing the MCU's operational state and response to injected glitches, the system can adjust testing parameters and prevent conditions that would cause harmful operational disruptions or data errors, thereby maintaining detection effectiveness while protecting MCU integrity
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
The present specification discloses a test device, a test system, a test method, and a test apparatus. The test device provided in the present specification includes an FPGA chip capable of controlling a target power supply that supplies power to an MCU under test. In practice, different test logic programs can be configured in the FPGA chip based on actual needs, to satisfy a need of flexibly testing different types of MCUs under test. In addition, the FPGA chip in the test device can be used to generate a high-frequency clock signal, to ensure time accuracy when voltage glitch faults are injected into the MCU under test, so as to further ensure a test effect for the MCU under test.