Packet-Oriented FPGA Communication Nodes for Dense Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Reconfigurable FPGA circuits face challenges in reducing size and complexity due to extensive wiring requirements for connecting reconfigurable resources, leading to increased size and complexity, especially with crowded metal layers.
Innovation Solution
A reconfigurable circuit with communication resources configured for selective packet-oriented communications among reconfigurable resources, utilizing communication nodes with data crossbars, pipeline registers, and routing tables to facilitate efficient routing and reduce latency in long-distance communications.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If reconfigurable resources are connected using traditional wiring resources, then connectivity between resources is achieved, but the size and complexity of the FPGA design increases substantially
Solution Approach 1:
The patent introduces communication nodes as intermediary elements between reconfigurable resources. These nodes include crossbars and buffers that mediate data transmission, replacing direct wiring connections. This intermediary structure reduces the need for extensive point-to-point wiring, thereby reducing design complexity while maintaining connectivity flexibility.
Solution Approach 2:
The patent segments the connection infrastructure into discrete communication nodes distributed throughout the FPGA fabric. Each node handles local routing and buffering, breaking down the complex global wiring problem into manageable local segments. This segmentation reduces overall wiring requirements and simplifies the design.
2Adaptability or versatility
If reconfigurable resources are connected using traditional wiring resources, then connectivity between resources is achieved, but the area occupied on the die increases
Solution Approach 1:
The patent merges multiple functions into the communication nodes, which combine routing, buffering, and control functions in single locations. This consolidation eliminates the need for separate wiring resources for each function, reducing the total area required on the die while maintaining full connectivity capabilities.
Solution Approach 2:
The communication nodes serve multiple purposes: routing data between resources, buffering packets, and managing flow control. This multi-functionality reduces the need for dedicated resources for each function, thereby reducing the overall die area required to achieve the same connectivity.
3Speed
If direct wiring is used for long-distance communication, then communication speed is maintained, but latency increases and is coupled to operating frequency
Solution Approach 1:
The patent implements pipeline registers within communication nodes that perform preliminary data preparation and staging. Data is pre-positioned in buffers and pipeline stages, allowing for faster retrieval and transmission. This preliminary action reduces the effective latency of long-distance communication while maintaining high speeds.
Solution Approach 2:
Communication nodes act as intermediaries that decouple latency from operating frequency by introducing asynchronous buffering and pacing mechanisms. The nodes manage data flow independently of the core clock frequency, allowing long-distance communication without proportionally increasing latency.
Data Source
AI summary
A reconfigurable circuit having communication resources configured to facilitate selective packet-oriented communications among reconfigurable resources is described herein.