FPGA Partial Reconfiguration for Wireless IoT Modem Time-Slicing

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Designing a Field Programmable Gate Array (FPGA) platform for IoT devices that balances low cost, small size, and low power consumption is challenging, as existing solutions fail to optimize these factors effectively.

Innovation Solution

Implementing partial reconfiguration of an FPGA to time-slice modem and application functionality, allowing for on-demand loading of bit files to optimize resource usage, enabling efficient operation with reduced power consumption and compact design.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If full reconfiguration of FPGA is used to provide both modem and application functionality, then functionality versatility is improved, but device size and power consumption increase

Engineering Contradiction:

Improvefunctionality versatilityVSAvoiddevice size

Core Design Contradiction:

Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The patent divides the FPGA into two distinct partitions: a reconfiguration partition that can be dynamically programmed with different bit files, and a non-reconfigurable partition that remains static. This segmentation allows the system to load only the necessary functionality (modem or application) into the reconfiguration partition at any given time, rather than including all functionality permanently, thereby reducing the overall device size while maintaining versatility.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The patent implements dynamic reconfiguration capability where the reconfiguration partition can be programmed with different bit files at runtime based on operational needs. The system can switch between modem functionality and application functionality by loading appropriate bit files into the reconfiguration partition, enabling the device to adapt its functionality dynamically rather than being fixed, thus achieving versatility without permanently increasing device size.

Inventive Principle:

Principle #15Dynamics

2Adaptability or versatility

If full reconfiguration of FPGA is used to provide both modem and application functionality, then functionality versatility is improved, but power consumption increases

Engineering Contradiction:

Improvefunctionality versatilityVSAvoidpower consumption

Core Design Contradiction:

Adaptability or versatilityVSUse of energy by stationary object

Solution Approach 1:

By segmenting the FPGA into reconfigurable and non-reconfigurable partitions, the system only activates and consumes power for the specific functionality loaded into the reconfiguration partition at any given time. When modem functionality is loaded, only modem-related circuits are active; when application functionality is loaded, only application-related circuits are active. This prevents unnecessary power consumption from unused functionality being permanently present in the device.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The system employs periodic reconfiguration where the reconfiguration partition is programmed with different bit files at different time periods based on operational requirements. During idle periods or when switching between functionalities, the system can power down or minimize power consumption of the reconfiguration partition, activating it only when needed for specific tasks, thereby reducing overall power consumption while maintaining functionality versatility.

Inventive Principle:

Principle #19Periodic action

3Device complexity

If static FPGA configuration is used, then device complexity is reduced, but adaptability deteriorates

Engineering Contradiction:

Improvedevice complexityVSAvoidfunctionality adaptability

Core Design Contradiction:

Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent segments the FPGA architecture into a static non-reconfigurable partition and a dynamic reconfiguration partition. The non-reconfigurable partition provides a stable, simple foundation with fixed functionality that reduces baseline device complexity. The reconfiguration partition adds adaptability through programmability but is isolated and controlled, preventing it from unnecessarily complicating the entire system. This segmentation allows the system to maintain low complexity for core functions while adding adaptability only where needed.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The reconfiguration partition serves as a universal component that can be programmed with different bit files to provide multiple functionalities (modem, application, or other functions). This single multi-functional partition replaces what would otherwise require multiple dedicated static partitions, actually reducing overall device complexity while enhancing adaptability. The universal nature of the reconfiguration partition allows one component to fulfill multiple roles based on runtime requirements.

Inventive Principle:

Principle #6Universality (Multi-functionality)

Data Source

PatentUS11563634B2Hardware platform based on FPGA partial reconfiguration for wireless communication device

Publication Date: 2023.01.24 TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)

AI summary

Systems and methods are disclosed herein that relate to partially reconfiguring a Field Programmable Gate Array (FPGA) of a wireless communication device to provide time-slicing of modem and application functionality. In this manner, a low-cost, small size, and low power consumption implementation of the FPGA and thus the wireless communication device is provided.