Configurable FPGA Scan Controller for Spaceflight Adaptability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional control systems, especially in aerospace applications, face limitations in flexibility and scalability due to the use of general purpose space flight qualified microprocessors and commercial microcontroller DSPs, which are inflexible and cannot survive the space environment, and require project-specific software for implementing control algorithms.

Innovation Solution

A configurable control system utilizing a field programmable gate array (FPGA) with memories that allows for selective reading and writing of input and intermediate values to logic blocks or floating-point units, enabling reconfiguration of parameters during execution and reuse of floating-point units, thereby adapting to different controlled devices and environments.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If general purpose space flight qualified microprocessors with floating point co-processors are used, then floating point processing capability is provided, but processing speed is much slower and additional interfaces to A/D and D/A devices are not provided

Engineering Contradiction:
Improvefloating point processing capabilityVSAvoidprocessing speed
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The system is segmented into distinct functional blocks within the FPGA, including multiple parallel floating-point units (FPUs), logic blocks, and memory units. This segmentation allows independent operation of each unit, enabling high-speed parallel processing while maintaining floating-point capability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The FPGA implements a universal architecture that can perform multiple functions: floating-point mathematical operations, digital signal processing, A/D conversion, D/A conversion, and various logic operations. The configurable logic blocks and interconnect structure allow the same hardware to adapt to different control algorithms and applications.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If commercial microcontroller DSP application-specific chipsets are used, then floating point processing capability with standard serial peripheral interface bus interfaces is provided, but they cannot survive the space environment

Engineering Contradiction:
Improvefloating point processing capability with standard interfacesVSAvoidspace environment survival
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent uses radiation-hardened FPGAs and space-qualified components that are designed to withstand the space environment. Rather than attempting to protect commercial components, the system employs components specifically engineered for space reliability, accepting the trade-off of using specialized space-qualified devices.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Solution Approach 2:

The FPGA is configured with error correction codes, redundancy, and radiation tolerance features that create a protected computational environment, analogous to creating an inert atmosphere. This allows the system to operate reliably in the harsh space environment despite the presence of radiation and extreme conditions.

Inventive Principle:
Principle #39Inert atmosphere (Inert environment)

3Reliability

If general purpose space flight qualified microprocessors with floating point co-processors combined with application specific field programmable gate arrays are used, then space flight capability is achieved, but flexibility and scalability are limited

Engineering Contradiction:
Improvespace flight capabilityVSAvoidflexibility and scalability
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The system employs dynamic reconfiguration capabilities where the FPGA can be reprogrammed in orbit to change its functionality. The configurable logic blocks and interconnect structure allow the system to adapt its architecture dynamically, providing both space flight reliability and flexible scalability for different missions and applications.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The FPGA allows changing of operational parameters and configuration during the mission lifecycle. By modifying the logic block configurations, interconnect patterns, and resource allocation, the system can scale from simple control functions to complex signal processing tasks, maintaining both reliability and adaptability.

Inventive Principle:
Principle #35Parameter changes

4Speed

If analog electronic systems are used, then relatively fast response times are achieved, but they are inflexible and suffer from performance variations due to changes in ambient conditions

Engineering Contradiction:
Improveresponse timeVSAvoidflexibility
Core Design Contradiction:
SpeedVSAdaptability or versatility

Solution Approach 1:

The patent replaces analog electronic systems with digital FPGA-based systems. The FPGA implements digital signal processing and control algorithms that provide fast response times through parallel processing while maintaining flexibility through software reconfiguration. This substitution eliminates the performance variations inherent in analog systems due to temperature and aging effects.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Data Source

PatentUS9836221B1Configurable high speed FPGA scan mechanism controller
Publication Date: 2017.12.05 BAE SYST SPACE & MISSION SYST INC
  • US9836221B1 patent drawing
  • US9836221B1 patent drawing
  • US9836221B1 patent drawing

AI summary

Control systems and methods are provided. The systems and methods include a field programmable gate array (FPGA) in which a plurality of functional processing units (FPUs) are formed, and one or memories having a plurality of memory locations. An input signal is received from a sensor and is processed in at least some of the FPUs. The FPUs can be reused one or more times during the processing of a single input signal. The system can also receive a control signal as an additional input. In response to the inputs, an output signal is generated. The output signal can be used to control an actuator. In accordance with further embodiments, the operation of the FPUs can be reconfigured by storing different operating parameter values in memory.