Fractional Block Audio Processing Reducing Latency

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Real-time audio/video processing systems face challenges with computational latency and variability in decoding/decompressing media files, leading to inconsistent latency and poor processor utilization due to serial data processing on block samples.

Innovation Solution

The system employs a fractional block of samples to control input/output timing with finer granularity, reducing latency while maintaining block processing performance, and uses a framework architecture to manage buffers effectively, allowing for more flexible latency adjustments.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If block processing is used to improve processor utilization, then productivity increases, but latency increases

Engineering Contradiction:

Improveprocessor utilizationVSAvoidlatency

Core Design Contradiction:

ProductivityVSLoss of time

Solution Approach 1:

The patent segments the processing into fractional blocks rather than complete blocks. By dividing the traditional block-based processing into smaller fractional units, the system can process data in finer increments, reducing the time delay (latency) while still maintaining the efficiency benefits of block processing through the framework architecture.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The patent introduces dynamic latency adjustment capabilities. The framework allows the system to adaptively control latency by adjusting processing parameters in real-time, enabling flexible trade-offs between processor utilization and latency based on actual system conditions and requirements.

Inventive Principle:

Principle #15Dynamics

2Device complexity

If serial processing is used to maintain simple architecture, then device complexity is reduced, but productivity decreases

Engineering Contradiction:

Improveprocessing architectureVSAvoidprocessor utilization

Core Design Contradiction:

Device complexityVSProductivity

Solution Approach 1:

The patent merges multiple processing operations into a unified framework architecture that handles both serial and parallel processing operations. This integrated framework combines the simplicity of serial processing with the efficiency of parallel processing, allowing the system to maintain architectural simplicity while achieving high processor utilization through coordinated processing operations.

Inventive Principle:

Principle #5Merging (Combining)

3Adaptability or versatility

If variable compression techniques are used to improve adaptability, then adaptability increases, but latency variability increases

Engineering Contradiction:

Improvecompression adaptationVSAvoidlatency consistency

Core Design Contradiction:

Adaptability or versatilityVSStability of the object's composition

Solution Approach 1:

The patent implements feedback mechanisms within the framework architecture that monitor and adjust processing parameters in real-time. This feedback system compensates for latency variations caused by variable compression techniques by dynamically adjusting processing timing and parameters, maintaining consistent latency performance while preserving adaptability to different compression methods.

Inventive Principle:

Principle #23Feedback

Data Source

PatentUS9240189B2Real-time scheduling method with reduced input/output latency and improved tolerance for variable processing time

Publication Date: 2016.01.19 TEXAS INSTRUMENTS INC

AI summary

A method and apparatus for processing encoded audio data that operates on batches of data having a predetermined time block size. An input/output memory buffer provides a delay from input to corresponding output of 2+x time blocks where x is a predetermined constant and 0<x<1.