FRAM Data Retention Screening via Elevated Temperature Testing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Ferroelectric capacitors in integrated circuits are vulnerable to depolarization due to hydrogen infiltration, leading to weakened data retention and reliability issues, particularly in 1T-1C FRAM cells, which limits their use in non-volatile memory applications.
Innovation Solution
A time-zero screening method is implemented to identify integrated circuits with potential data retention failures by programming FRAM cells to a first data state, reading them at an elevated temperature, and determining an offset reference voltage level to detect cells that return a second data state, allowing for the identification of vulnerable circuits without significant additional manufacturing time or design changes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If 1T-1C ferroelectric memory cells are used to reduce chip area, then area efficiency is improved, but data retention reliability deteriorates due to vulnerability to hydrogen infiltration and depolarization
Solution Approach 1:
The patent applies preliminary action by implementing a time-zero screening process that identifies and flags vulnerable FRAM cells before they are deployed in final products. The screening method programs cells to a first data state, reads them at elevated temperature to detect depolarization, and identifies cells that fail to retain data. This preliminary identification allows manufacturers to take corrective actions (such as replacing vulnerable cells with redundancy) before the product reaches customers, thus resolving the reliability issue while maintaining the area efficiency of 1T-1C cells.
2Ease of manufacture
If conventional manufacturing processes are used without screening, then manufacturing simplicity is maintained, but vulnerable devices are not identified leading to field failures
Solution Approach 1:
The patent applies self-service by implementing a self-screening mechanism where the FRAM cells themselves reveal their vulnerability through their electrical characteristics during a simple read operation at elevated temperature. The screening process uses the cell's own data retention behavior as the test criterion - vulnerable cells naturally fail to hold their programmed state when heated, automatically identifying themselves without requiring complex external testing equipment or procedures. This self-service approach maintains manufacturing simplicity while enabling reliable identification of vulnerable devices.
3Measurement precision
If elevated temperature reading is performed to detect depolarization, then detection accuracy is improved, but test time and energy consumption increase
Solution Approach 1:
The patent applies parameter changes by utilizing elevated temperature as a test parameter to accelerate the depolarization process and make vulnerable cells fail faster. By heating the FRAM cells to elevated temperatures during the screening process, the test conditions stress the cells more intensely, causing vulnerable cells to depolarize and fail the data retention test more quickly than they would at room temperature. This parameter change enables faster detection of vulnerable cells, reducing the overall test time while maintaining high detection accuracy.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This method effectively identifies and removes vulnerable FRAM cells, improving data retention reliability and enabling the use of 1T-1C cells in non-volatile memory applications by distinguishing between healthy and weakly performing devices, thereby enhancing the overall reliability of ferroelectric integrated circuits.
Implementation Method 1
Hysteresis in the charge-vs.-voltage (Q-V) characteristic, based on the polarization state of the ferroelectric material, enables the non-volatile storage of binary states in those capacitors
Implementation Method 2
If the voltage V applied across the capacitor plates exceeds a 'coercive' voltage +Vα, the capacitor polarizes into the '+1' state
Implementation Method 3
the infiltration of hydrogen into the ferroelectric film is believed to cause degradation in the hysteresis characteristic of the ferroelectric capacitor
Data Source
AI summary
A data retention reliability screen of integrated circuits including ferroelectric random access memory (FRAM) arrays. A reference voltage level is determined for each integrated circuit being tested, corresponding to the read of a high polarization capacitance data state. A number of FRAM cells in the integrated circuit are programmed to that data state, and then read at an elevated temperature, with the number of failing cells compared against a pass/fail threshold to determine whether the integrated circuit is vulnerable to long-term data retention failure.