Frame Buffer Compressor With CRC Error Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional image processing devices face limitations in processing capability due to increased bandwidth requirements for high-definition and high-frame rate videos, leading to reduced video recording and playback rates, necessitating effective data compression methods.

Innovation Solution

An image processing device equipped with a frame buffer compressor that compresses and decompresses data using a combination of prediction, entropy encoding, and cyclic redundancy check (CRC) modules, operating in both lossy and lossless modes to optimize data transfer and storage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data compression is implemented to reduce data size, then memory bandwidth requirements are reduced and processing speed increases, but data error detection capability deteriorates

Engineering Contradiction:
Improveprocessing speedVSAvoiderror detection capability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The CRC calculation is performed in advance during the compression process, and the calculated CRC value is stored alongside the compressed data. This preliminary error detection mechanism ensures that data integrity can be verified without adding significant processing delay, as the CRC is pre-computed and attached to the data stream.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The CRC module acts as an intermediary between the compression process and data storage. It calculates a checksum based on the compressed data and attaches this verification information to the data stream, enabling error detection without requiring the entire data to be re-processed or stored in an uncompressed format.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Manufacturing precision

If compression mode is set to lossless to maintain data accuracy, then manufacturing precision is improved, but device complexity increases

Engineering Contradiction:
Improvedata accuracyVSAvoidcompression algorithm complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The system allows dynamic switching between lossless and lossy compression modes based on configurable parameters. The compression algorithm adjusts its behavior according to these parameters, enabling lossless mode when data accuracy is critical and lossy mode when storage efficiency is prioritized, thus managing complexity through parameter-based mode selection rather than implementing all possible compression variants simultaneously.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If CRC verification is added to ensure data integrity, then reliability is improved, but processing time increases

Engineering Contradiction:
Improvedata integrityVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The CRC calculation is performed in advance during compression, and the CRC value is stored with the compressed data. During decompression, only the lightweight verification step is needed, avoiding the time-consuming re-computation of CRC values. This preliminary action shifts the computational burden to the compression phase rather than the verification phase.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The CRC verification is integrated continuously into the data compression and decompression pipeline rather than being a separate batch process. As data flows through the system, CRC calculations and verifications occur continuously without interruption to the main data processing stream, minimizing overall processing time while maintaining integrity checks.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS10887616B2Image processing devices having enhanced frame buffer compressors therein
Publication Date: 2021.01.05 SAMSUNG ELECTRONICS CO LTD
  • US10887616B2 patent drawing
  • US10887616B2 patent drawing
  • US10887616B2 patent drawing

AI summary

An image processing device includes a frame buffer compressor, which is configured to: (i) compress source data into compressed data having CRC bits appended thereto, and (ii) decompress the compressed data into output data and use the CRC bits to check for errors in the output data. A multimedia device is provided, which is configured to generate the source data in response to raw data. A memory device is provided, which is configured to store the compressed data. The frame buffer compressor may include an encoder configured to compress the source data into the compressed data with the CRC bits appended thereto, and a decoder configured to decompress the compressed data into the output data. The encoder may include a prediction module, which is configured to generate prediction data including reference data and residual data, from the source data.