Frame-Synced Error Injection Outside the FAS Region

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional error addition apparatuses fail to maintain frame synchronization when errors are added at a high rate, as they often insert errors into the Frame Alignment Signal (FAS) region, preventing accurate testing of error correction functions in target test apparatuses.

Innovation Solution

An error addition apparatus with an error addition regulation unit that receives a frame synchronization signal to regulate error bit placement, ensuring errors are added to positions other than the FAS region, using a gate signal generator and gate circuit to synchronize error addition with frame information and prevent interference with the FAS.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If errors are added at a high rate to the data signal, then the error correction function test coverage is improved, but frame synchronization is lost due to errors being added to the FAS region

Engineering Contradiction:
Improveerror correction function test coverageVSAvoidframe synchronization
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies local quality by differentiating the treatment of different regions within the data signal. The FAS region is protected from error addition while other data regions can have errors added at high rates. This is achieved through the error addition regulation unit that identifies the FAS region based on frame synchronization signals and prevents error insertion in that specific local area, thereby maintaining frame synchronization while still enabling comprehensive error correction testing in other regions.

Inventive Principle:
Principle #3Local quality

2Ease of manufacture

If errors are added without regulating the timing and position, then the error addition process is simple and fast, but the FAS region cannot be protected from errors

Engineering Contradiction:
Improveerror addition process simplicityVSAvoiderror placement precision
Core Design Contradiction:
Ease of manufactureVSManufacturing precision

Solution Approach 1:

The patent applies preliminary action by establishing frame synchronization and identifying the FAS region position before the error addition process begins. The error addition regulation unit receives frame synchronization signals in advance to determine where the FAS region is located within each frame. This preliminary identification allows the system to subsequently protect the FAS region from error addition while maintaining a relatively simple and fast error addition process for the remaining data regions.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8352836B2Error addition apparatus
Publication Date: 2013.01.08 ANRITSU CORP
  • US8352836B2 patent drawing
  • US8352836B2 patent drawing
  • US8352836B2 patent drawing

AI summary

An error addition apparatus receives a data signal D having a frame format having a specific signal inserted into its front, adds errors to the data signal D, and outputs a resulting signal. The apparatus has an error addition regulation unit for receiving a frame synchronization signal F, indicative of a timing at which the front of the frame of the data signal has been inputted, and regulating the errors such that the errors are added to positions other than a region of the specific signal. Accordingly, errors are not added to a specific signal.