Latch-Integrated Frequency Divider for Low Phase Noise Output
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing frequency divider circuits for radio frequency signals suffer from low output amplitudes and high phase noise, which affect the efficiency and accuracy of signal processing.
Innovation Solution
The proposed frequency divider circuit integrates output amplifiers directly into the loop formed by latches, reducing output impedance and enhancing output amplitude while minimizing phase noise.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If conventional frequency divider circuits are used, then the circuit structure is simple, but the output amplitude is low and phase noise is high
Solution Approach 1:
The patent merges the output amplifier function directly into the latch circuit by sharing the load capacitor between the latch output node and the amplifier output node. This integration eliminates the need for separate amplifier stages while achieving both high output amplitude and low phase noise performance through the unified circuit architecture.
2Reliability
If output amplifiers are added to increase output amplitude, then the output amplitude improves, but the device complexity increases
Solution Approach 1:
The output amplifier is merged with the latch circuit by using the same load capacitor for both functions. The amplifier shares the load capacitor between its output node and the latch output node, creating an integrated structure that provides high output amplitude without adding separate amplifier stages or increasing overall circuit complexity.
Data Source
AI summary
The present description relates to a frequency divider circuit comprising a first latch, a first output amplifier having at least one input coupled to at least one output of the first latch, a second latch having at least one input coupled to at least one output of the first output amplifier, and a second output amplifier having at least one input coupled to at least one output of the second latch, and having at least one output coupled to an input of the first latch.