Semiconductor Front-Side Testing Before Backside Circuit Formation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The fabrication of back side circuitry in semiconductor devices is expensive, and this cost is wasted if there are defects in the front side circuitry, necessitating a cost-effective method to ensure the integrity of both circuits.
Innovation Solution
A methodology is proposed where the front side circuitry is tested before forming the back side circuitry, with defects in the front side circuitry leading to the discard of the semiconductor substrate, ensuring only functional substrates proceed to back side circuitry formation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If back side circuitry is formed without testing front side circuitry first, then manufacturing productivity is improved, but manufacturing cost increases due to wastage of expensive back side circuitry fabrication when front side has defects
Solution Approach 1:
The patent applies preliminary action by testing the front side circuitry before forming the back side circuitry. This advance testing identifies defects in the front side circuitry prior to committing resources to the expensive back side fabrication process, thereby preventing wastage of manufacturing resources while maintaining production flow
2Loss of energy
If front side circuitry is tested before back side circuitry formation, then manufacturing cost is reduced by preventing wastage, but manufacturing complexity increases due to additional testing steps
Solution Approach 1:
The testing step is integrated into the manufacturing sequence as a preliminary action before back side circuitry formation. By positioning the test at this specific point in the process flow, the patent adds minimal complexity while maximizing cost savings, as defects are caught before the expensive back side fabrication commits resources
3Loss of energy
If front side circuitry is tested before back side circuitry formation, then resource utilization is optimized, but manufacturing time increases due to additional testing steps
Solution Approach 1:
The test is performed as a preliminary action at the optimal point in the manufacturing sequence - after front side circuitry is complete but before back side circuitry begins. This timing ensures that defective substrates are identified and removed before consuming additional manufacturing time on the back side process, thereby optimizing overall resource utilization with minimal time penalty
Data Source
AI summary
A method includes doping a region through a first surface of a semiconductor substrate; forming a plurality of doped structures within the semiconductor substrate, wherein each of the plurality of doped structures extends along a vertical direction and is in contact with the doped region; forming a plurality of transistors over the first surface, wherein each of the transistors comprises one or more source/drain structures electrically coupled to the doped region through a corresponding one of the doped structures; forming a plurality of interconnect structures over the first surface, wherein each of the interconnect structures is electrically coupled to at least one of the transistors; and testing electrical connections between the interconnect structures and the transistors based on detecting signals present on the doped region through a second surface of the semiconductor substrate, the second surface opposite to the first surface.