Ga2O3 Current-Blocking Layer Doping Without Mg Profile Disruption

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The development of vertical Ga2O3 transistors is hindered by the lack of effective p-type doping, particularly due to the high diffusivity of Mg at high temperatures, which disrupts the current blocking layer (CBL) doping profile.

Innovation Solution

The use of spin-on-glass (SOG) with magnesium (Mg) as a p-type dopant and a thermal diffusion technique to form a current blocking layer (CBL) in Ga2O3 transistors, which allows for a high concentration of Mg at the surface without the need for high-energy ion-implantation or annealing at high temperatures.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If high-energy ion-implantation or high-temperature annealing is used to activate p-type dopant, then dopant activation is achieved, but the doping profile is disrupted due to high diffusivity of Mg at high temperatures

Engineering Contradiction:
Improvedopant activationVSAvoiddoping profile
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent changes the temperature parameter from high-temperature annealing (>1000°C) to low-temperature processing (room temperature or mild annealing), which suppresses Mg diffusion while still enabling dopant activation through alternative mechanisms, thus preserving the doping profile precision

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent replaces the mechanical/thermal activation process (high-temperature annealing) with a chemical/diffusion-based approach using spin-on-glass, where the dopant is incorporated during the glass formation process rather than through thermal diffusion, eliminating the need for high-temperature processing

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Reliability

If high concentration of p-type dopant is introduced to form current blocking layer, then blocking behavior is improved, but dopant diffusion at high temperature disrupts the doping profile

Engineering Contradiction:
Improveblocking behaviorVSAvoiddoping profile
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent applies preliminary action by incorporating the p-type dopant into the spin-on-glass matrix before deposition, so that the dopant is already positioned and concentrated in the desired location, eliminating the need for subsequent high-temperature diffusion steps that would cause profile disruption

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The spin-on-glass acts as an intermediary carrier that delivers the p-type dopant to the desired location and depth, controlling the doping profile through the glass formation process rather than through thermal diffusion, thus preventing profile disruption while achieving high dopant concentration

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables the creation of Ga2O3 transistors with improved blocking behavior and efficiency, achieving a high on/off ratio and enhanced power handling capabilities, while also reducing production costs and system footprint.

Implementation Method 1

a thermal diffusion technique to form a current blocking layer (CBL) in Ga2O3 transistors, which allows for a high concentration of Mg at the surface without the need for high-energy ion-implantation or annealing at high temperatures

Methodology Applied
Scientific EffectThermal diffusion: Diffusion

Data Source

PatentUS20250194196A1Apparatuses and methods involving semiconductor device with current-blocking layer
Publication Date: 2025.06.12 THE BOARD OF TRUSTEES OF THE LELAND STANFORD JUNIOR UNIV
  • US20250194196A1 patent drawing
  • US20250194196A1 patent drawing
  • US20250194196A1 patent drawing

AI summary

In certain examples, methods and semiconductor structures are directed to devices and methods involving a semiconductor device with a current-blocking layer (CBL) and a first material layer having n-type dopant material that is activated with recovered crystallinity. The CBL may have a surface portion along a plane of the CBL (e.g., in a transistor, the CBL may be between the first material layer and another material layer). A p-type dopant material is located or diffused into the CBL and activated without recovered crystallinity, and the CBL's dopant profile is characterized as corresponding to an outer portion of the CBL with a higher concentration of the p-type dopant material than a concentration of the p-type dopant material in an inner portion of the CBL.