GaAs Inverter Feedback Circuit for Low Current and Smaller Chip Area
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional GaAs technology-based logic circuits require high input drive currents and occupy large chip areas due to the need for high voltage drops across resistors, making them inefficient in terms of current usage.
Innovation Solution
A low-current inverter circuit utilizing E-mode and D-mode FETs with a feedback loop and voltage drop components, such as gate-source or gate-drain junctions of transistors or diodes, to minimize current consumption while maintaining desired voltage levels, allowing for efficient operation in GaAs technology.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If conventional logic circuits use a transistor in combination with a large resistor to achieve desired voltage drop, then the voltage level is maintained, but the current consumption increases and chip area occupied by the resistor increases
Solution Approach 1:
The patent changes the operating parameters of FETs by using both enhancement-mode and depletion-mode devices in combination, allowing the circuit to achieve the required voltage drop without relying on large resistors. This parameter change enables low-current operation while maintaining proper voltage levels at circuit nodes
Solution Approach 2:
The circuit employs a composite structure combining E-mode and D-mode FETs working together in a feedback configuration. This composite approach allows the circuit to function as both a voltage regulator and a low-current logic element, eliminating the need for separate large-value resistors
2Power
If conventional logic circuits use a transistor in combination with a large resistor, then the voltage drop is achieved, but high input drive currents are required
Solution Approach 1:
The patent implements a feedback mechanism where the output of the E-mode FET is fed back to control the D-mode FET, which in turn regulates the voltage at the E-mode FET's gate. This feedback loop automatically adjusts the operating point to maintain the desired voltage drop while minimizing the input drive current required
3Reliability
If large resistors are used to provide desired resistance, then the voltage drop is maintained, but the chip area occupied increases significantly
Solution Approach 1:
The patent extracts the voltage regulation function from the resistor and implements it through the active feedback mechanism involving E-mode and D-mode FETs. This removes the need for large passive resistors from the circuit, freeing up chip area while maintaining voltage level stability through active control
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The circuit achieves reliable low-current operation, reducing chip area requirements and adapting to varying conditions, suitable for driving high-impedance loads like depletion-mode FETs or P-HEMTs, thereby enhancing efficiency and scalability.
Implementation Method 1
The component that generates a voltage drop between the source of the feedback transistor and the drain of the input transistor can especially be provided by a gate-source junction or by a gate-drain junction of a further transistor
Data Source
AI summary
The circuit includes an E-mode transistor with gate-source junction, a D-mode transistor with gate-source junction, a component generating a voltage drop between the source of the D-mode transistor and the drain of the E-mode transistor, and a connection between the drain of the E-mode transistor and the gate of the D-mode transistor. The gate of the E-mode transistor is provided for an input signal, and the drain of the E-mode transistor is provided for an output signal.