GaAs on Silicon Dislocation Control via AlSb GaSb Pre-treatment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The challenge in semiconductor manufacturing is growing high-quality mono-crystalline GaAs on Si substrates due to lattice mismatch, leading to threading dislocations that degrade material properties, and existing methods like thick buffer layers or strained-layer superlattices increase costs and production time while not fully addressing defect issues.

Innovation Solution

A method involving pre-processing steps on Si wafers, including growing an AlSb nucleation layer followed by a GaSb layer, then exposing this combination to controlled low pressure and temperature to form an interfacial misfit layer, which stabilizes dislocation faults and prevents threading dislocations from forming parallel to the growth direction.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If thick buffer layers or strained-layer superlattices are used to reduce dislocation density, then material quality improves, but manufacturing cost and production time increase

Engineering Contradiction:
Improvedislocation densityVSAvoidproduction time
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent applies preliminary action by performing a specific low-pressure exposure treatment (10^-8 to 10^-10 mbar for 1-30 minutes) on the GaSb layer before epitaxial growth. This pre-treatment stabilizes dislocation faults in a specific orientation, preventing threading dislocations from forming during subsequent growth, thereby achieving low dislocation density without requiring thick buffer layers that would extend production time

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes the pressure parameter during a critical pre-processing step, exposing the material to ultra-low pressure (10^-8 to 10^-10 mbar) for a specific time duration. This parameter change induces formation of an interfacial misfit layer that stabilizes dislocations, achieving high material quality with reduced process steps and shorter production time compared to conventional thick buffer layer approaches

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If thick buffer layers are used to reduce dislocation density, then material quality improves, but manufacturing cost increases

Engineering Contradiction:
Improvedislocation densityVSAvoidmanufacturing cost
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The low-pressure exposure treatment is performed as a preliminary step before epitaxial growth, stabilizing dislocation faults in the GaSb layer. This prevents threading dislocation formation during growth, achieving low dislocation density (≤10^6 cm^-2) without requiring costly thick buffer layers or complex strained-layer superlattice structures

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent extracts and addresses the root cause of threading dislocations by stabilizing dislocation faults in a specific orientation through low-pressure exposure. This eliminates the need for thick buffer layers that would otherwise be required to filter out dislocations, thereby reducing material costs and simplifying the manufacturing process

Inventive Principle:
Principle #2Taking out (Extraction)

3Productivity

If threading dislocations are present in the grown layer, then production speed increases, but material quality deteriorates

Engineering Contradiction:
Improveproduction speedVSAvoidmaterial quality
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The low-pressure exposure treatment is applied before epitaxial growth to stabilize dislocation faults in a specific orientation. This preliminary action prevents threading dislocations from forming during the growth process, enabling fast production without compromising material quality, as the dislocations are constrained to lie within the layer plane rather than threading through it

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach significantly reduces dislocation density to 2000 cm^-2, matching or exceeding the quality of III-V substrates, and maintains material properties comparable to bulk GaAs, enabling high-speed transistors, efficient solar cells, and cost-effective production.

Implementation Method 1

treating the material composition formed in the pre-processing step to form an interfacial misfit layer by exposure of the GaSb surface provided for in the pre-processing step to a low pressure in a range of 1·10^-8 to 1·10^-10 mbar for a time in a range of 1 to 30 minutes

Methodology Applied
Scientific EffectDislocation fault stabilization:

Data Source

PatentEP2748838B1Method for growing iii-v materials on a silicon substrate comprising steps improving dislocation fault density of a finished material structure suitable for use in transistors, lasers and solar cells
Publication Date: 2019.06.12 INTEGRATED OPTOELECTRONICS
  • EP2748838B1 patent drawingFigure 1
  • EP2748838B1 patent drawingFigure 2
  • EP2748838B1 patent drawingFigure 3~5

AI summary

The present invention relates to a method for manufacturing semiconductor materials comprising epitaxial growing of group III-V materials, for example gallium arsenide (GaAs), on for example a non III-V group material like silicon (Si) substrates (wafers), and especially to pre-processing steps providing a location stabilisation of dislocation faults in a surface layer of the non III-V material wafer in an orientation relative to an epitaxial material growing direction during growing of the III-V materials, wherein the location stabilised dislocation fault orientations provides a barrier against threading dislocations (stacking of faults) from being formed in the growing direction of the III-V materials during the epitaxial growth process.