GaN Transistor Active Clamp Layout Against Erroneous Turn-On

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor devices with GaN transistors suffer from erroneous turn-on due to sharp changes in drain-source voltage, leading to inefficiencies and potential damage, as they lack effective mechanisms to prevent unwanted activation.

Innovation Solution

Incorporating an active clamp circuit with a clamp transistor and capacitor on the same semiconductor substrate as the GaN transistor, connected via a shortened conductive path to limit gate-source voltage increases and prevent erroneous turn-on.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an active clamp circuit is added to prevent erroneous turn-on, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improveprevention of erroneous turn-onVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The clamp transistor and capacitor of the active clamp circuit are integrated on the same semiconductor substrate as the GaN transistor, merging multiple functions into a single integrated device structure. This reduces the need for separate discrete components and interconnections, thereby improving reliability while managing complexity through consolidation.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The active clamp circuit acts as an intermediary mechanism that responds to voltage changes and prevents erroneous turn-on by controlling the gate-source voltage. The capacitor serves as an intermediary energy storage element that stabilizes voltage transitions, preventing direct harmful effects on the GaN transistor.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the conductive path between GaN transistor and clamp circuit is shortened, then parasitic impedance is reduced, but manufacturing precision requirements increase

Engineering Contradiction:
Improveswitching propertiesVSAvoidconductive path alignment
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

By integrating the clamp transistor and capacitor on the same semiconductor substrate as the GaN transistor, the conductive paths are inherently minimized and optimized. The merged structure eliminates the need for long external interconnections, reducing parasitic impedance while the standardized substrate manufacturing process manages precision requirements through established fabrication techniques.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS20240379835A1Semiconductor device and semiconductor module
Publication Date: 2024.11.14 ROHM CO LTD
  • US20240379835A1 patent drawing
  • US20240379835A1 patent drawing
  • US20240379835A1 patent drawing

AI summary

A semiconductor device according to the present invention comprises: a semiconductor substrate; a GaN transistor that is formed upon the semiconductor substrate and includes a drain electrode, a source electrode, and a gate electrode; an active clamp circuit that is formed upon the semiconductor substrate, is electrically connected to the GaN transistor, and includes a clamp transistor which operates on the basis of an increase in the drain-source voltage of the GaN transistor; a drain pad that is electrically connected to the drain electrode of the GaN transistor; a main source pad that is electrically connected to the source electrode of the GaN transistor; and a gate pad that is electrically connected to the gate electrode of the GaN transistor.