GaN Cascode Amplifier Gain Stability via Feedback

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High voltage, high power, wide bandwidth RF power amplifier applications require stable, high gain operation at microwave frequencies, which is often compromised in GaN or other power amplifier designs.

Innovation Solution

The design incorporates a cascode-coupled configuration of field effect transistors with a bias network and feedback network to stabilize and enhance gain, utilizing GaN transistors with specific resistor and capacitor values to achieve improved power gain and stability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If high gain operation is implemented in GaN power amplifier designs, then power gain is improved, but stability deteriorates

Engineering Contradiction:
Improvepower gainVSAvoidstability
Core Design Contradiction:
PowerVSReliability

Solution Approach 1:

The amplifier is divided into two separate transistors (first transistor and second transistor) connected in cascode configuration. The first transistor provides voltage amplification while the second transistor provides current amplification, separating the gain functions to improve overall stability while maintaining high power gain.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A feedback network is implemented that feeds a portion of the output signal back to the input. This feedback mechanism stabilizes the amplifier operation by reducing the effect of variations in transistor parameters and loading conditions, thereby maintaining stability while preserving high gain.

Inventive Principle:
Principle #23Feedback

2Reliability

If cascode-coupled configuration is used with feedback network, then stability is improved, but device complexity increases

Engineering Contradiction:
ImprovestabilityVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The bias network and feedback network are integrated into the cascode configuration, sharing common nodes and components where possible. The bias network provides DC operating points while the feedback network stabilizes AC operation, and both are combined with the cascode structure to achieve multiple functions without proportionally increasing complexity.

Inventive Principle:
Principle #5Merging (Combining)

3Strength

If GaN transistors are used for high voltage operation, then voltage capability is improved, but gate-drain capacitance increases

Engineering Contradiction:
Improvevoltage capabilityVSAvoidgate-drain capacitance
Core Design Contradiction:
StrengthVSObject-affected harmful factors

Solution Approach 1:

The cascode configuration effectively extracts or isolates the gate-drain capacitance effect by placing the second transistor's gate at a low impedance AC potential node. This configuration removes the Miller effect multiplication of gate-drain capacitance, allowing GaN transistors to operate at high voltages without the capacitance penalty.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS10608588B2Amplifiers and related integrated circuits
Publication Date: 2020.03.31 NXP USA INC
  • US10608588B2 patent drawing
  • US10608588B2 patent drawing
  • US10608588B2 patent drawing

AI summary

Embodiments of an amplifiers and integrated circuits include a first transistor and a second transistor. A second current-carrying terminal of the first transistor may be coupled to a first current-carrying terminal of the second transistor and the control terminal of the second transistor may be coupled to a low impedance alternating current (AC) potential node. A bias network that includes a first circuit element and a second circuit element couples the second current-carrying terminal of the second transistor to the control terminal of the second transistor. The first circuit element may be configured to apply a portion of a potential at the second current-carrying terminal of the second transistor to the control terminal of the second transistor, and the second circuit element may be coupled between the control terminal of the second transistor and a fixed potential.